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iAbstract
This dissertation addressed low-voltage and small-area design and implementation of narrow-
band and wideband CMOS low-noise amplifiers (LNAs). It was organized into five chapters and
two appendixes. The summaries of each chapter were as follows:
Chapter 1
A background for this work and fundamentals of LNAs were described.
Chapter 2
A 1.0 V, 5 GHz two-stage CMOS LNA with inductive source degeneration was demonstrated. Its
design methodology based on analytical expressions was also presented. The two-stage topology
consisting of common-source and common-gate stages was more suitable for low-voltage op-
eration than a conventional cascode topology. The complete analytical expressions of the LNA
performance were first derived from the small-signal equivalent circuits. The LNA fabricated
in a 0.15 µm fully-depleted silicon-on-insulator (FD-SOI) CMOS process occupied 0.25 mm2
and achieved an S11 of less than −10 dB, NF of 1.7 dB, voltage gain of 23 dB, and IIP3 of
−6.1 dBm at 5.4 GHz with a power consumption of 8.3 mW. These measurements were consis-
tent with calculations obtained from the derived analytical expressions.
Chapter 3
A 0.5 V, 5 GHz transformer folded-cascode CMOS LNA was demonstrated. The chip area of a
conventional folded-cascode LNA was reduced by partially coupling the internal inductor with
the load inductor. The effects of the magnetic coupling between these inductors on the LNA per-
formance were also analyzed. The LNA fabricated in a 90 nm digital CMOS process achieved an
S11 of−14 dB, NF of 3.9 dB, and voltage gain of 16.8 dB at 4.7 GHz with a power consumption
of 1.0 mW. The chip area of the presented LNA was 25% (0.21 mm2) smaller than that of the
conventional folded-cascode LNA (0.29 mm2).
ii
Chapter 4
A 1.0 V, 3.1–10.6 GHz transformer noise-canceling CMOS LNA based on a common-gate topo-
logy was demonstrated. The transformer consisting of the input and shunt-peaking inductors
partly canceled the noise originating from the common-gate transistor and load resistor. The
combination of the transformer with the output series inductor provided wideband input impe-
dance matching. The LNA designed for ultra-wideband (UWB) applications was fabricated in a
90 nm digital CMOS process. It achieved an S11 of less than −10 dB, NF of less than 4.4 dB,
and S21 of more than 9.3 dB with a power consumption of 2.5 mW and occupied the smallest
chip area (0.12 mm2) among previously reported 3.1–10.6 GHz CMOS LNAs.
Chapter 5
The achievements obtained in this work were summarized and this dissertation was concluded.
iii
Acknowledgments
First of all, I would like to express my gratitude to my supervisor, Professor Kenji Taniguchi
(Division of Electrical, Electronic and Information Engineering, Graduate School of Engineer-
ing, Osaka University). His appropriate and critical advices always lead me to many successful
research.
I am very grateful to Professor Tetsuya Yagi (Division of Electrical, Electronic and Infor-
mation Engineering, Graduate School of Engineering, Osaka University) and Associate Profes-
sor Masanori Hashimoto (Department of Information Systems Engineering, Graduate School of
Information Science and Technology, Osaka University) for their advices and suggestions on
writing this dissertation.
I would like to thank Professor Toshimichi Ito, Professor Masanori Ozaki, Professor Mitsu-
hiro Katayama, Professor Masahiko Kondo, Professor Takashi Sugino, Professor Toshiaki Su-
hara, Professor Yusuke Mori, and Professor Seizo Morita (Division of Electrical, Electronic and
Information Engineering, Graduate School of Engineering, Osaka University) for their helpful
suggestions on the dissertation.
I am highly grateful to Associate Professor Toshimasa Matsuoka (Division of Electrical, Elec-
tronic and Information Engineering, Graduate School of Engineering, Osaka University) for his
leading my research and valuable advices.
I would like to thank Dr. Guechol Kim (Mokpo National University) for his teaching measure-
ment facilities and discussions on LNA measurements. I would like to express my appreciation
to Mr. Hisayasu Sato (Renesas Technology and Osaka University) for his technical suggestions
and helpful advices on my research. I would like to thank Dr. Yoshiyuki Shimizu (Texas Instru-
ments Japan Limited), Dr. Sungwoo Cha, Mr. Keisuke Ueda (Renesas Technology), Mr. Yoshi-
hiro Utsurogi (The Chugoku Electric Power Co., Inc.), Mr. Bunsei Murakami, Mr. Masaru Goto
(Denso Corporation), Mr. Keiji Nakamura (Toyota Motor Corporation), Mr. Lee Tuck Yang (Sin-
gapore), Mr. Hae-Ju Park, Mr. Isao Takobe, and Mr. Fumiaki Yamashita (Osaka University) for
their supports and discussions on radio-frequency integrated circuits. I also would like to thank
Dr. Yoshinari Kamakura, Dr. Tsukasa Ida (Osaka University), Mr. Tomoyuki Tanaka (Renesas
Technology), and Mr. Daisuke Kanemoto (Osaka University) for their valuable comments and
help. I would like to thank Ms. Noriko Furuta and Ms. Yuko Nomura (Osaka University) for
their various supports.
I appreciate various educational programs and financial supports from the Osaka University
Global COE Program, “Center for Electronic Devices Innovation”, granted from the Ministry of
iv
Education, Culture, Sports, Science and Technology of Japan.
Finally, I would like to thank my family for their constant supports and caring.
vContents
1 Introduction 1
1.1 Background . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.2 Fundamentals of Low-Noise Amplifiers . . . . . . . . . . . . . . . . . . . . . . 2
1.2.1 Low-Noise Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
1.2.2 Performance Metrics . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
1.3 Outline of This Dissertation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Bibliography . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2 Two-Stage CMOS LNA 11
2.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
2.2 Cascode LNA with Inductive Source Degeneration . . . . . . . . . . . . . . . . 12
2.2.1 Analytical Expressions . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
2.2.2 Limitations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
2.3 Two-Stage LNA with Inductive Source Degeneration . . . . . . . . . . . . . . . 16
2.3.1 Circuit Topology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
2.3.2 Small-Signal Equivalent Circuit . . . . . . . . . . . . . . . . . . . . . . 17
2.3.3 Analytical Expressions . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
2.4 Design Methodology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
2.5 Experimental Results and Discussion . . . . . . . . . . . . . . . . . . . . . . . . 25
2.5.1 Inductor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
2.5.2 S-parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
2.5.3 NF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
2.5.4 Linearity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
2.5.5 Comparison . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
2.6 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Bibliography . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
3 Transformer Folded-Cascode CMOS LNA 37
3.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
3.2 Circuit Topology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
3.3 Effect of Magnetic Coupling . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
3.3.1 Input Impedance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
vi
3.3.2 Gain . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
3.3.3 Noise . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
3.3.4 Stability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
3.4 Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
3.4.1 Transistors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
3.4.2 Transformer and Inductor . . . . . . . . . . . . . . . . . . . . . . . . . 48
3.5 Experimental Results and Discussion . . . . . . . . . . . . . . . . . . . . . . . . 48
3.5.1 S-parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
3.5.2 NF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
3.5.3 Linearity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
3.5.4 Comparison . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
3.6 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
Bibliography . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
4 Transformer Noise-Canceling UWB CMOS LNA 59
4.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
4.2 Wideband CMOS LNAs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
4.2.1 Common-Source LNAs . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
4.2.2 Common-Gate LNAs . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
4.3 Transformer Noise-Canceling LNA . . . . . . . . . . . . . . . . . . . . . . . . 63
4.3.1 Circuit Topology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
4.3.2 Noise Cancellation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
4.4 Circuit Analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
4.4.1 Noise . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
4.4.2 Input Impedance Matching . . . . . . . . . . . . . . . . . . . . . . . . . 69
4.4.3 Gain . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
4.4.4 Stability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
4.4.5 Group Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
4.5 Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
4.5.1 Input Transistor and Load Resistor . . . . . . . . . . . . . . . . . . . . . 78
4.5.2 Transformer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
4.5.3 Output Series Inductor . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
4.6 Experimental Results and Discussion . . . . . . . . . . . . . . . . . . . . . . . . 81
4.6.1 S-parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
4.6.2 NF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
4.6.3 Linearity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
4.6.4 Comparison . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
4.7 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
Bibliography . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
5 Conclusion 93
vii
A NF Derivations 95
A.1 Two-Stage LNA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95
A.1.1 FM1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
A.1.2 FM2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97
A.1.3 FRI and FRL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
A.2 Transformer Folded-Cascode LNA . . . . . . . . . . . . . . . . . . . . . . . . . 99
A.2.1 FM1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
A.2.2 FM2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101
A.2.3 FLI and FLL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102
Bibliography . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
B Frequency Responses of YI and 1/YI 105
B.1 YI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105
B.2 1/YI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105
Achievements 107

ix
List of Figures
1.1 Block diagram of a typical wireless receiver. . . . . . . . . . . . . . . . . . . . . 2
1.2 LNA cascaded with a buffer for measurement. . . . . . . . . . . . . . . . . . . . 3
1.3 Calculated S11 for Zin = R + sL + 1/sC. . . . . . . . . . . . . . . . . . . . . . 4
1.4 Third-order intercept point. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
1.5 Stability of a two-port network. . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.1 Schematic of the cascode LNA with inductive source degeneration. . . . . . . . . 12
2.2 Small-signal equivalent circuit of the cascode LNA. . . . . . . . . . . . . . . . . 13
2.3 Calculated NF versus W1 with Id as a parameter. . . . . . . . . . . . . . . . . . 14
2.4 Schematic of the two-stage LNA with inductive source degeneration. . . . . . . . 17
2.5 (a) Input section of the LNA and (b) the Thevenin’s equivalent circuit of the input
section. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
2.6 Small-signal equivalent circuit of the common-source stage. . . . . . . . . . . . 19
2.7 Small-signal equivalent circuit of the common-gate stage. . . . . . . . . . . . . . 19
2.8 Calculated and simulated voltage gain versus Vod1 with Id1 as a parameter. . . . . 23
2.9 Calculated and simulated NF and IIP3 versus Vod1. . . . . . . . . . . . . . . . 23
2.10 Calculated and simulated NF and IIP3 versus Vod2. . . . . . . . . . . . . . . . 24
2.11 Complete schematic of the designed two-stage LNA. . . . . . . . . . . . . . . . 26
2.12 Micrograph of the fabricated LNA. . . . . . . . . . . . . . . . . . . . . . . . . . 26
2.13 Measured and simulated L of the fabricated 3.1 nH inductor. . . . . . . . . . . . 28
2.14 Measured and simulated Q of the fabricated 3.1 nH inductor. . . . . . . . . . . . 28
2.15 Measured and simulated S11 and S21 of the LNA. . . . . . . . . . . . . . . . . . 29
2.16 Measured and simulated S12 and S22 of the LNA. . . . . . . . . . . . . . . . . . 29
2.17 Measured and simulated NF of the LNA. . . . . . . . . . . . . . . . . . . . . . 30
2.18 Measured IIP3 of the LNA with the buffer. . . . . . . . . . . . . . . . . . . . . 30
2.19 Measured IIP3 of the stand-alone buffer. . . . . . . . . . . . . . . . . . . . . . 31
3.1 Schematic of the proposed LNA. . . . . . . . . . . . . . . . . . . . . . . . . . . 38
3.2 Small-signal equivalent circuit of the input stage. . . . . . . . . . . . . . . . . . 40
3.3 Small-signal equivalent circuit of the common-gate stage. . . . . . . . . . . . . . 40
3.4 Calculated (a) αM , (b) Zin, and (c) S11 with k as a parameter. . . . . . . . . . . . 41
3.5 Calculated voltage gain with k as a parameter. . . . . . . . . . . . . . . . . . . . 44
x3.6 Calculated voltage gain with k as a parameter for LL = LI = 1/ω2p,t(1 + k)CL. . 44
3.7 Mechanisms for noise reduction of ind2. . . . . . . . . . . . . . . . . . . . . . . 45
3.8 Calculated FM2 , FRI , and FRL versus k. . . . . . . . . . . . . . . . . . . . . . . 46
3.9 Calculated and simulated NF versus k. . . . . . . . . . . . . . . . . . . . . . . 46
3.10 Layout of (a) a partially-coupled transformer and (b) a stacked transformer. . . . 49
3.11 Simulated voltage gain and NF of LNAs employing the partially-coupled trans-
former (solid line) and stacked transformer (dashed line). . . . . . . . . . . . . . 49
3.12 Complete schematic of the designed transformer folded-cascode LNA. . . . . . . 50
3.13 Micrograph of the proposed LNA (left) and conventional folded-cascode LNA
(right). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
3.14 Measured and simulated S11 of the LNAs. . . . . . . . . . . . . . . . . . . . . . 52
3.15 Measured and simulated S21 of the LNAs. . . . . . . . . . . . . . . . . . . . . . 52
3.16 Measured and simulated S12 of the LNAs. . . . . . . . . . . . . . . . . . . . . . 53
3.17 Measured and simulated S22 of the LNAs. . . . . . . . . . . . . . . . . . . . . . 53
3.18 Measured and simulated NF of the LNAs. . . . . . . . . . . . . . . . . . . . . . 54
3.19 Measured IIP3 of the proposed LNA with the buffer. . . . . . . . . . . . . . . . 54
4.1 UWB frequency bands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
4.2 Wideband CMOS LNAs. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
4.3 Schematic of the proposed LNA. . . . . . . . . . . . . . . . . . . . . . . . . . . 64
4.4 Small-signal equivalent circuit with noise sources. . . . . . . . . . . . . . . . . . 65
4.5 Mechanisms for noise cancellation of (a) ind and (b) vnRL . . . . . . . . . . . . . 66
4.6 Simulated NF and NFmin of the LNAs with and without noise cancellation (k =
0, 1.0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
4.7 Simulated noise contributions from M1, RL, and Rp to the LNAs with and with-
out noise cancellation (k = 0, 1.0). . . . . . . . . . . . . . . . . . . . . . . . . . 68
4.8 Calculated (a) F , FM1 , and FRL (RL = 50 Ω) versus n and (b) NF with RL as a
parameter. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
4.9 Calculated real and imaginary parts of (a) YT and (b) YIN , and (c) S11 of the
LNAs with and without L1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
4.10 Calculated Av of the proposed LNA with k as a parameter. . . . . . . . . . . . . 76
4.11 Calculated Av and S21 of the proposed LNA with k = 0.9. . . . . . . . . . . . . 76
4.12 Simulated K and B1 of the proposed LNA. . . . . . . . . . . . . . . . . . . . . 77
4.13 Simulated group delays with (a) Lp and (b) L1 as a parameter. . . . . . . . . . . 79
4.14 Simulated S11 and NF of the LNA with Cc as a parameter. . . . . . . . . . . . . 80
4.15 (a) Top view and (b) cross section a–a’ of the designed transformer. . . . . . . . 81
4.16 Complete schematic of the designed transformer noise-canceling LNA . . . . . . 82
4.17 Micrograph of the fabricated LNA. . . . . . . . . . . . . . . . . . . . . . . . . . 82
4.18 Measured and simulated S11 and S21 of the LNA. . . . . . . . . . . . . . . . . . 84
4.19 Measured and simulated S12 of the LNA. . . . . . . . . . . . . . . . . . . . . . 84
4.20 Measured and simulated group delays of the LNA. . . . . . . . . . . . . . . . . 85
4.21 Measured and simulated NF of the LNA. . . . . . . . . . . . . . . . . . . . . . 85
xi
4.22 Measured IIP3 of the LNA at 3 GHz. . . . . . . . . . . . . . . . . . . . . . . . 86
4.23 Measured IIP3 and IIP2 of the LNA. . . . . . . . . . . . . . . . . . . . . . . . 86
4.24 Common-source amplifier with a load inductor. . . . . . . . . . . . . . . . . . . 89
4.25 Simulated S21 and NF of the LNAs with and without the common-source amplifier. 89
A.1 Noise equivalent circuit of the input stage . . . . . . . . . . . . . . . . . . . . . 96
A.2 Noise equivalent circuit of the common-gate stage . . . . . . . . . . . . . . . . . 98
A.3 Noise equivalent circuit of the input stage. . . . . . . . . . . . . . . . . . . . . . 100
A.4 Noise equivalent circuit of the common-gate stage. . . . . . . . . . . . . . . . . 102
B.1 Calculated (a) YI and (b) 1/YI with k as a parameter. . . . . . . . . . . . . . . . 106

xiii
List of Tables
2.1 Specifications of LNAs for WLAN receivers. . . . . . . . . . . . . . . . . . . . 22
2.2 Comparison of the LNA performance at 5.4 GHz. . . . . . . . . . . . . . . . . . 31
2.3 Measured performance and comparison of 1.0 V, 5 GHz CMOS LNAs. . . . . . . 33
3.1 Measured performance and comparison of low-voltage CMOS LNAs. . . . . . . 56
4.1 Measured performance and comparison of wideband CMOS LNAs. . . . . . . . 88
1Chapter 1
Introduction
1.1 Background
The high-frequency performance of metal-oxide semiconductor field-effect transistors (MOS-
FETs) has improved rapidly, due to advances in complementary metal-oxide-semiconductor
(CMOS) process technologies [1]. This allows us to implement radio-frequency integrated cir-
cuits (RFICs) for the front-ends of wireless transceivers by using Si CMOS technologies. The Si
CMOS technology has two advantages over SiGe or III-V compound semiconductor technolo-
gies, conventionally used for RFICs. First, the CMOS technology costs lower than the others,
due to fewer masks layers and processing steps. For example, a 0.13 µm CMOS process costs
approximately 20% lower than a 0.13 µm SiGe BiCMOS process [1, 2]. Second, the CMOS
technology allows high integration of RF circuits with digital circuits on one chip, called system-
on-a-chip (SoC), which can achieve higher performance and lower chip cost [3,4]. Thus, CMOS
implementation of RFICs is indispensable for creating low-cost and high performance wireless
communication devices.
However, the scaling of MOSFETs has imposed two stringent requirements on CMOS RFICs.
One is low-voltage operation. As MOSFETs scale down, the allowable supply voltages of
ICs decrease to maintain the device reliability. Reference [5] predicts that the supply voltage of
low-power digital ICs will decrease to 0.5 V in 2016. Considering the integration with digital
circuits, we need to design RF circuits that can operate at the same supply voltage. Most existing
RF circuits, which require more than 1.0 V supplies, can not operate under such a low supply
voltage. Low-voltage circuit topologies are becoming more important.
The other is small chip area or low cost. The CMOS fabrication cost has been increasing
dramatically with the scaling of MOSFETs. Reference [6] shows that a 45 nm (state-of-the-art)
CMOS process costs approximately 10 times as much as a 0.13 µm (most widely used) CMOS
process. The chip cost of ICs mainly depends on the chip area. The chip area of digital circuits,
which mostly consist of transistors, decreases as CMOS processes scale down, and consequently
the chip cost does not increase dramatically. On the other hand, the chip area of RFICs remains
almost constant even with the scaling of CMOS processes, because RF circuits require many pas-
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sive components such as inductors, capacitors, and transmission lines. They shrink very slowly
compared to transistors. Thus, the small-area implementation of RF circuits is another important
consideration when using state-of-the-art CMOS technologies.
The goal of this research is to propose and demonstrate low-voltage (1.0 V or less) and
small-area (0.25 mm2 or less) CMOS low-noise amplifiers (LNAs) for narrowband (5 GHz) and
wideband (3.1–10.6 GHz) wireless receivers. Narrowband receivers, which have input band-
widths of less than 1 GHz, are employed in cellular phones, global positioning systems (GPS),
Bluetooth systems, and wireless local area network (WLAN) systems, etc. On the other hand,
wideband receivers are mainly used in ultra-wideband (UWB) systems and can be applied to
multiband/multistandard systems. LNAs are essential building blocks for all wireless receivers,
while they require relatively high supply voltages and large chip area (i.e., many inductors). This
causes the difficulties for creating low-voltage and small-area receiver chips. In addition, the
circuit topologies of narrowband LNAs are quite different from those of wideband ones, which
means that different topologies suitable for each receiver are required. Low-voltage, small-area
and narrowband/wideband CMOS LNAs can therefore contribute to low-voltage and low-cost
wireless receivers.
1.2 Fundamentals of Low-Noise Amplifiers
1.2.1 Low-Noise Amplifier
The LNA is the first building block of RF front-ends for wireless receivers. Figure 1.1 shows a
block diagram of a typical wireless receiver. The RF front-end, which consists of an LNA, mixer,
local oscillator (LO), low-pass filter (LPF), and variable gain amplifier (VGA), amplifies and
converts high-frequency signals into low-frequency ones with the desired signal-to-noise ratio
(SNR). First, the LNA amplifies signals received by an antenna. Second, the mixer downconverts
the high-frequency signals to low-frequency ones by using the LO and then the LPF filters out
unwanted high-frequency components in the signals. Finally, the VGA adjusts the signal levels
on-chipoff-chip
RF front-end
Pre-filter ADCVGALPF
Mixer
LO
LNA
Antenna
Figure 1.1: Block diagram of a typical wireless receiver.
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for an analog-to-digital converter (ADC). The RF front-end is usually integrated on one chip.
The LNA determines the input bandwidth and noise performance of the wireless receiver and
must meet the following requirements:
• Input impedance matching — The input impedance of the LNA is set to the characteristic
impedance of the transmission line (i.e., Z0 = 50 Ω) for a small input reflection coefficient
and maximum power transfer.
• Sufficient gain — The LNA gain must be large enough to reduce the noise contributions
from the following building blocks (mixer, LPF, and VGA) to the receiver.
• Low noise performance — The noise performance of the receiver is mainly determined by
that of the LNA.
• High linearity — The maximum achievable linearity of the receiver is limited by the lin-
earity of the LNA.
• Stability — The LNA oscillates when it has a negative input or output resistance.
1.2.2 Performance Metrics
LNA performance metrics for input impedance matching, noise, gain, and linearity are described
in terms of an LNA with a buffer with a 50 Ω output impedance, as shown in Fig. 1.2. RF devices
are generally terminated with a resistance RL of 50 Ω, and then measured using a signal source
with a resistance Rs of 50 Ω. However, the output impedances of LNAs are not designed to 50 Ω
but to be high, because the LNAs need to drive capacitive inputs of on-chip mixers or additional
amplifiers. This means that, in the measurement of stand-alone LNAs, the 50 Ω termination
causes inaccurate measurements, in particular, lower gain measurements. For accurate measure-
ments of LNA performance, the LNAs are usually integrated together with buffers, whose input
impedances are capacitive, emulating the practical termination. In addition, the buffers have 50 Ω
LNA
v s
R s
R L
Z in Z out
Buffer
A v,LNA A v,Buffer=1
v in v out v L
=50 ΩZ 0
=50 Ω
=50 Ω
Transmission
line
Transmission
line
=50 ΩZ 0
on-chip
Figure 1.2: LNA cascaded with a buffer for measurement.
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output impedances, providing output impedance matching. The effects of the buffers on the LNA
performance can be ignored or de-embedded, as will be shown below.
Input Impedance Matching
The quality of input impedance matching is evaluated by the input reflection coefficient S11,
given by [7]
S11 =
Zin −Rs
Zin + Rs
, (1.1)
where Zin is the input impedance of the LNA. Equation (1.1) indicates that the buffer has little
impact on S11. Figure 1.3 shows the frequency characteristic of S11 for Zin = R + sL + 1/sC,
which represents the input impedance of a typical narrowband LNA. An S11 of less than −10 dB
is generally required for input impedance matching and the frequency range is called the input
bandwidth.
Figure 1.3: Calculated S11 for Zin = R + sL + 1/sC.
Gain
The LNA gain is measured as the forward transmission coefficient S21 [7]. The voltage gain of
the LNA is defined as the ratio of the output voltage vout to the input one vin:
Av ≡ vout
vin
. (1.2)
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When the LNA is followed by a unity-gain buffer with Zout = RL as shown in Fig. 1.2, S21 can
be expressed as
S21 =
vL
vs/2
= 2
vout
vs
, (1.3)
where vs represents the signal voltage and vL the output voltage at RL. The input voltage of the
LNA is given by
vin =
Zin
Rs + Zin
vs. (1.4)
Substituting Eq. (1.4) into Eq. (1.3), we obtain
S21 =
2Zin
Rs + Zin
vout
vin
=
2Zin
Rs + Zin
Av, (1.5)
which corresponds to Av for Zin = Rs. This means that, under input impedance matching
condition, the S21 of the LNA with the unity-gain buffer equals the voltage gain of the stand-
alone LNA.
Noise Figure
The noise performance of the LNA is evaluated by the noise figure (NF), defined as 10 log10 F ,
where F is the ratio of the input SNRIN to the output SNROUT [8]:
F ≡ SNRIN
SNROUT
. (1.6)
Equation (1.6) indicates that NF is a measure of the degradation of the SNR. By introducing the
total output noise power Pn,OUT and the output noise power due to the source, Pn,OUT,Rs , we can
express Eq. (1.6) as
F =
Pn,OUT
Pn,OUT,Rs
, (1.7)
which allows the NF calculations of the LNA.
The overall F of a cascaded system (i.e., receiver or LNA with a buffer) is given by the Friis
formula [9]:
Fall = 1 + (F1 − 1) + F2 − 1
Gp
, (1.8)
where F1 and F2 represent the noise factor of the first and second stages, respectively, and Gp the
power gain of the first stage. Equation (1.8) indicates that the noise performance of the first stage
is critical to the overall noise performance of the cascaded system and the gain of the first stage
reduces the noise contribution from the second stage. In the case of wireless receivers, the first
stage represents an LNA, and the second stage the other building block consisting of a mixer,
filter, and VGA. In the measurement of the LNA with the buffer, the LNA usually has so large
gain that the influence of the buffer on NF measurements is small.
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Third-Order Intercept Point
The LNA linearity is evaluated by the third-order intercept point (IP3), measured from a two tone
test [10]. The input-output relationship of the LNA can be approximated by
vout(t) ≈ α1vin(t) + α2v2in(t) + α3v3in(t). (1.9)
Applying two tones with the same amplitude A (vin(t) = A cosω1t + A cosω2t) to the LNA, we
obtain the output voltage as
vout(t) =
(
α1 +
9
4
α3A
2
)
A cosω1t +
(
α1 +
9
4
α3A
2
)
A cosω2t
+
3
4
α3A
3 cos (2ω1 − ω2) t + 3
4
α3A
3 cos (2ω2 − ω1) t + · · · . (1.10)
The components at 2ω1−ω2 and 2ω2−ω1 are called third-order intermodulation (IM3) products
and appear in the vicinity of ω1 and ω2 for ω1  ω2. The fundamental component and IM3
product are plotted versus the input on a logarithmic scale as shown in Fig. 1.4. The IM3 products
increase with the slope of three, whereas the fundamental components increase with the slope of
one. The intersection of the two lines is IP3, and the horizontal and vertical coordinates of IP3
are called the input IP3 (IIP3) and output IP3 (OIP3), respectively. At the IP3, the fundamental
components have the same amplitude as the IM3 products:
|α1|AIIP3 =
3
4
|α3|A3IIP3 , (1.11)
where 9α3A2/4 is ignored against α1. The IIP3 is thus given by
AIIP3 =
√
4
3
∣∣∣∣α1α3
∣∣∣∣, (1.12)
and the OIP3 is equal to α1AIIP3. The IIP3 expressed in power is as follows:
PIIP3 =
A2IIP3
2Rs
, (1.13)
which we will simply express as IIP3.
The AIIP3 of a cascaded system is approximated as [10]
1
A2IIP3
≈ 1
A21,IIP3
+
A2v1
A22,IIP3
, (1.14)
where A1,IIP3 and A2,IIP3 represent the AIIP3 of the first and second stages, respectively, and
Av1 the voltage gain of the first stage. Equation (1.14) indicates that the achievable maximum
linearity of the cascaded system is limited by the first stage and the nonlinearity of the second
stage become significant when the gain of the first stage is large. In the measurement of the LNA
with the buffer, the IIP3 without the effect of the buffer can be calculated from Eq. (1.14).
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Figure 1.4: Third-order intercept point.
Stability
A two-port network like an LNA oscillates when either the input or output port presents a negative
resistance. The two-port is unconditionally stable when it meets the following conditions [7]:
|Γs| < 1, (1.15)
|ΓL| < 1, (1.16)
|ΓIN | =
∣∣∣∣S11 + S12S21ΓL1− S22ΓL
∣∣∣∣ < 1, (1.17)
|ΓOUT | =
∣∣∣∣S22 + S12S21Γs1− S11Γs
∣∣∣∣ < 1, (1.18)
where Γs, ΓIN , ΓL, and ΓOUT represent the source, input, load, and output reflection coefficients,
respectively, as show in Fig. 1.5. Equations (1.15)–(1.18) state that the real parts of the input and
output impedances must be positive [7]:
Re[ZIN ] > 0, (1.19)
Re[ZOUT ] > 0. (1.20)
The unconditional stability of the two-port can be evaluted by other parameters: K and B1,
given by [7]
K =
1− |S11|2 − |S22|2 + |∆|2
2|S12S21| , (1.21)
B1 = 1 + |S11|2 − |S22|2 − |∆|2, (1.22)
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Z out
Γout ΓLΓINΓsZ s
Z L
v s
Two-port
network
Z IN
Figure 1.5: Stability of a two-port network.
respectively, where ∆ = S11S22 − S12S21. The necessary and sufficient conditions for uncondi-
tional stability are K > 1 and B1 > 0.
1.3 Outline of This Dissertation
This dissertation proposes and demonstrates low-voltage and small-area CMOS LNAs for na-
rrowband and wideband wireless receivers. The dissertation is organized as follows.
Chapter 2 presents a 1.0 V two-stage CMOS LNA with inductive source degeneration for
5 GHz applications. Complete analytical expressions of the LNA performance are derived, and
then the design methodology based on the derived expressions are presented.
Chapter 3 presents a 0.5 V, 5 GHz area-efficient transformer folded-cascode CMOS LNA,
which consumes much smaller chip area than the two-stage CMOS LNA presented in Chapter 2.
The transformer reduces the chip area of a conventional folded-cascode CMOS LNA, but affects
the LNA performance. The effects of the transformer are analyzed, and a transformer structure
that has a small impact on the LNA performance are presented.
Chapter 4 presents a 1.0 V transformer noise-canceling CMOS LNA for fullband UWB (3.1–
10.6 GHz) applications. The transformer partly cancels the noise originating from the transistor
and load resistor, thereby improving the LNA noise performance without increased chip area and
power consumption. The noise cancellation mechanisms are described and a wideband impe-
dance matching technique is also presented.
Chapter 5 concludes the dissertation.
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Chapter 2
Two-Stage CMOS LNA
2.1 Introduction
Cascode CMOS LNAs with inductive source degeneration [1–3] are widely used for narrowband
wireless receivers, such as GPS [4, 5], cellular phone [6–8], and WLAN receivers [9–11]. The
cascode LNAs have achieved both good input impedance matching (|S11| < −10 dB) and low
noise performance (NF  2.0 dB) with reasonable power consumption (∼10 mW), due to many
design methodologies [1, 12–17] and advances in CMOS processes. However, the LNAs require
relatively high supply voltages (>1.0 V) to achieve both good noise and linearity performance.
In addition, the previous design methodologies pay much attention on noise optimization,
but little on its linearity. Modern wireless systems, in particular, cellular and WLAN systems
impose high linearity requirements on LNAs [18,19]. Low-voltage circuit topologies and design
methodologies considering both noise and linearity are required.
This chapter proposes a two-stage CMOS LNA suitable for low-voltage operation and its
design methodology based on the analytical expressions of the gain, noise, and linearity. These
expressions are derived from the small-signal equivalent circuits of the LNA. The proposed de-
sign methodology is expanded from the previous my work [20], which is applied to the cascode
CMOS LNA. The 1.0 V two-stage LNA designed for 5 GHz WLAN applications is implemented
in a 0.15 µm fully-depleted silicon-on-insulator (FD-SOI) CMOS technology [21, 22], and both
its performance and design methodology are verified.
This chapter is organized as follows. Section 2.2 overviews the conventional cascode CMOS
LNA with inductive source degeneration and describes its simple analytical expressions and lim-
itations. Section 2.3 presents the two-stage CMOS LNA and its small-signal equivalent circuit,
and then derives the analytical equations of the gain, noise, and linearity. Section 2.4 presents the
design methodology based on these equations. Section 2.5 shows the measurement results of the
fabricated LNA, and Section 2.6 concludes the chapter.
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2.2 Cascode LNA with Inductive Source Degeneration
Figure 2.1 shows the conventional cascode LNA with inductive source degeneration [1–3]. The
inductors Lg and Ls are connected to the gate and source terminals of the common-source tran-
sistor M1, providing input impedance matching at an operating frequency. The cascode transistor
M2 reduces the Miller effect due to the gate-drain capacitance of M1, improving the reverse isola-
tion performance of the LNA. The load inductor LL resonates with the load parasitic capacitance
CL, providing a high impedance.
IN
C L
M 1
M 2
L L
V DD
L g
L s
OUT
Bias
Figure 2.1: Schematic of the cascode LNA with inductive source degeneration.
2.2.1 Analytical Expressions
Analytical expressions of the input impedance, gain, noise, and linearity of the cascode LNA are
derived from the small-signal equivalent circuit shown in Fig. 2.2, where the resistors, 1/gm2 and
Rs, represent M2 and the signal source resistance, respectively.
Input Impedance
The source inductor Ls provides a resistive component for the LNA input impedance Zin, and
the gate inductor Lg adjusts the resonance frequency of Zin to the desired operating frequency.
The small-signal equivalent circuit shown in Fig. 2.2 gives the input impedance:
Zin = ωT1Ls + jω(Lg + Ls) +
1
jωCgs1
, (2.1)
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IN
g m2
g m1 v gs1C gs1 v gs1
Z in
L s
L g
R s
v s
i out
1v in
Figure 2.2: Small-signal equivalent circuit of the cascode LNA.
where ωT1 = gm1/Cgs1 is the unity current gain frequency of M1 and gm1 and Cgs1 are the
transconductance and gate-source capacitance of M1, respectively. Selecting Ls such that Ls =
Rs/ωT1 allows input impedance matching around the resonance frequency:
ω0 =
1√
(Lg + Ls)Cgs1
. (2.2)
Gain
The voltage gain of the LNA is determined by the equivalent resistance of the load LC tank and
ωT1 . The output current iout, given by gm1vgs1 where vgs1 = vin/sCgs1Zin, flows into the load
LC tank, and the voltage gain at ω0 is therefore given by
Av =
∣∣∣∣voutvin
∣∣∣∣ =
∣∣∣∣ioutRLLvin
∣∣∣∣ =
∣∣∣∣ gm1RLLjω0Cgs1Zin
∣∣∣∣ = gm1RLLω0Cgs1ωT1Ls =
RLL
Rs
(
ωT1
ω0
)
, (2.3)
where RLL is the equivalent resistance of the load LC tank at the resonance frequency of ωL
(= 1/√LLCL) and is approximated by [23]
RLL ≈
ω2LL
2
L
RLL,s
= Q2LLRLL,s, (2.4)
where QLL and RLL,s are the quality factor and parasitic series resistance of LL, respectively.
The resonance frequency of the load LC tank, ωL, is generally set to ω0.
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Figure 2.3: Calculated NF versus W1 with Id as a parameter.
Noise
The LNA noise performance depends on the gate width of M1, W1, for a fixed current consump-
tion. The noise factor of the LNA is given by [1, 15]
F = 1 +
γχ
α1
gm1Rs
(
ω0
ωT1
)2
+
α1δ
κgm1Rs
, (2.5)
χ = 1− 2|c|α1
√
δ
κγ
+
δα21
κγ
, (2.6)
where α1 = gm1/gd01 and gd01 is the zero-bias drain conductance of M1; γ and δ are the drain
noise current factor (γ = 2/3 in long-channel MOSFETs [24, 25], but γ > 2/3 in short-channel
MOSFETs [26]) and the induced gate noise current factor (δ = 2γ [27]), respectively, and c is the
correlation coefficient between these noise currents (c  j0.395 [24]); κ is the Elmore constant
(κ = 5 [27]). Equations (2.5) and (2.6) provide an optimum gm1 or W1 for noise performance.
The calculated NF versus W1 with the drain current Id as a parameter is shown in Fig. 2.3, where
0.15 µm FD-SOI CMOS process parameters are used. Increasing Id leads to a lower NF , and
the optimum gate width W1,opt is found for each Id. The gate width W1 is generally set to W1,opt.
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Linearity
The cascode LNA consists of the common-source and cascode transistors, and hence the overall
IIP3 of the LNA can be approximated as that of a cascade system, as shown in Section 1.2.2:
1
A2LNA,IIP3
≈ 1
A21,IIP3
+
A2v1
A22,IIP3
, (2.7)
where A1,IIP3 and A2,IIP3 represent the IIP3 of the common-source and cascode transistors in
the expression of the voltage amplitude, respectively; Av1 represents the voltage gain of the
common-source transistor and is given by
Av1 =
1
gm2Rs
(
ωT1
ω0
)
. (2.8)
The IIP3 of each transistor Mi (i = 1, 2) can be derived from the drain current equation,
given by [28]:
Idi =
1
2
µ0Cox
Wi
Li
V 2odi
1 + ΘVodi
1
1− λVdsi , (2.9)
where Vodi, defined by Vodi = Vgsi − Vthi, is the overdrive voltage of Mi and Vthi is the threshold
voltage of Mi; Wi and Li are the gate width and length of Mi, respectively; λ is the channel-length
modulation coefficient; Θ= µ0/(2vsatL)+θ and vsat is the saturation velocity of the carrier, µ0
the carrier mobility under low electric field, and θ the mobility reduction parameter. For a signal
small vin(t) applied to the LNA, the output current of each transistor is expressed as [19]
Idi(t) =
c0(c1 + c
′
ivi(t))
2
c2 + c3vi(t) + c′2i c4v
2
i (t)
(i = 1, 2), (2.10)
c′i =
1
jω0Cgs1Zin
(i = 1), − 1 (i = 2), (2.11)
c0 =
1
2
µ0Cox
Wi
Li
, (2.12)
c1 =Vodi, (2.13)
c2 =(1 + ΘVodi)(1− λVdsi), (2.14)
c3 =(1 + ΘVodi)λAvi + c
′
i(1− λVdsi)Θ, (2.15)
c4 =ΘλAvi, (2.16)
where v1(t) = vin(t) and v2(t) = −Av1vin(t). Substituting the Taylor expansion coefficients of
Eq. (2.10) such as α1 and α3 into Eq. (1.12), we obtain
A2i,IIP3 =
4
3
∣∣∣∣α1α3
∣∣∣∣ = 43
∣∣∣∣ c1c22(c1c3 − 2c′ic2)(−c′ic2 + c1c3)[(−c′ic2 + c1c3)c3 − 2c′ic1c2c4]
∣∣∣∣ . (2.17)
Substituting Eqs. (2.8) and (2.17) into Eq. (2.7) gives the overall IIP3 of the cascode LNA.
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2.2.2 Limitations
Circuit Topology
The cascode LNA is not suitable for low-voltage operation, because it requires a supply voltage
of more than two drain-source saturation voltages (VDD > 2VDS,sat) to operate the cascode
transistor. No cascode transistor allows the LNA to operate at lower supply voltages, but causes
poor performance (i.e., a lower gain and higher NF ) due to the Miller effect. An alternative
circuit to reduce the effect is required.
Small-Signal Equivalent Circuit
The small-signal equivalent circuit shown in Fig. 2.2 ignores the gate-drain capacitance of M1,
Cgd1 and input parasitic capacitance Cp originating from a gate inductor, input pad, and electro-
static-discharge (ESD) devices. These capacitances cause the following effects on the LNA per-
formance:
• Cgd1 increases effective Cgs1 and Ls (i.e., the Miller effect), having an impact on the input
impedance matching as well as the noise and gain performance [19].
• Cp reduces Zin, changing the input impedance matching condition [15, 29].
The next section will present a low-voltage circuit topology with a small Miller effect and its
complete small-signal equivalent circuit including the above parasitic capacitances.
2.3 Two-Stage LNA with Inductive Source Degeneration
This section presents a two-stage LNA with inductive source degeneration and describes its
small-signal equivalent circuit and analytical expressions.
2.3.1 Circuit Topology
Figure 2.4 shows the two-stage LNA that consists of the common-source stage with inductive
source degeneration and the common-gate stage. The two internal LC tanks, LI1CI1 and LI2CI2,
provide high impedances at the resonance frequencies, and thereby the signal current amplified
by the common-source transistor M1 flows into the common-gate transistor M2, which alleviates
the Miller effect of M1. The common-gate stage converts the current to the output voltage using
the load LC tank LLCL. The DC-blocking capacitor Cc separates the DC voltages of two stages.
The required supply voltage of the two-stage LNA is only more than VDS,sat, so that the LNA
can operate at lower supply voltages than the cascode LNA.
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Figure 2.4: Schematic of the two-stage LNA with inductive source degeneration.
2.3.2 Small-Signal Equivalent Circuit
The input parasitic capacitance Cp varies the LNA input impedance. The input section of the
two-stage LNA is shown in Fig. 2.5(a). The input impedance looking into the right hand side of
reference plane 1 is given by
Z ′in =
Rin(1− ω20LgCp) + j(ω0Lg + Xin − ω20LgCpXin)
1− ω0CpXin + jω0CpRin , (2.18)
where Rin and Xin are the resistance and reactance of the input impedance looking into the right
hand side of reference plane 2, respectively. On the other hand, the equivalent source impedance
looking into the left hand side of reference plane 2, Req + jω0Leq, is given by
Req =
Rs
ω20C
2
pR
2
s + (1− ω20CpLg)2
, (2.19)
Leq =
Lg − Cp(ω20L2g + R2s)
ω20C
2
pR
2
s + (1− ω20CpLg)2
. (2.20)
Using the above impedances, we can derive the input impedance matching condition as
Z ′in = Rs (2.21)
or
Req = Rin, (2.22)
ω0Leq = −Xin. (2.23)
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Figure 2.5: (a) Input section of the LNA and (b) the Thevenin’s equivalent circuit of the input
section.
The equivalent signal source voltage vs,eq applied to reference plane 2 is also given by
vs,eq =
vs
1− ω20CpLg + jω0CpRs
. (2.24)
From Thevenin’s theorem, the input section can be expressed as Fig. 2.5(b).
The gate-drain capacitance of M1, Cgd1, causes the Miller effect, varying the LNA input
impedance. Figure 2.6 shows the small-signal equivalent circuit of the common-source stage
including Cgd1. For more accurate analysis, the non-quasi-static (NQS) resistance rnqs = 1/κgm1
[19] is also included. Using Figure 2.6, we can derive the input impedance Zin = Rin + jXin at
reference plan 2 as
Rin =
rnqs + ωT1Ls
αM
, (2.25)
Xin =
ω0Ls − 1ω0Cgs1
αM
, (2.26)
αM = 1 +
gm1
YI/αgd1 + jωCgs1
+
YI (1− ω2LsCgs1 + jωLsgm1)
YI/αgd1 + jωCgs1
≈ 1 + αgd1
(
gm1
YI
+ 1− ω2LsCgs1 + jωLsgm1
)
, (2.27)
αgd1 =
Cgd1
Cgs1
, (2.28)
YI =
1
RI
+ gm2, (2.29)
where YI represents the input admittance of the common-gate stage at node I. In Eq. (2.27),
jωCgs1 is ignored against YI/αgd1. The resistance RI represents the parallel resistance of RLI1
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v s,eq
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Figure 2.6: Small-signal equivalent circuit of the common-source stage.
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R I
R L
g m2 v 2
v 2g m1 v gs1
i out v out
Figure 2.7: Small-signal equivalent circuit of the common-gate stage.
and RLI2 (i.e., RLI1//RLI2 ), where RLIi (i =1, 2) is the equivalent resistance of the internal LC
tank, LIiCIi, at the resonance frequency of ωLIi = 1/
√
LIiCIi and is approximated by Eq. (2.4).
The transconductance gmi of Mi is given by a derivative of Eq. (2.9):
gmi =
∂Idi
∂Vodi
=
1
2
µ0Cox
Wi
Li
Vodi(2 + ΘVodi)
(1 + ΘVodi)2
1
1− λVdsi . (2.30)
Equations (2.27) and (2.29) show that decreasing gm2 leads to a larger αM , resulting in a lower
Zin.
Figure. 2.7 shows the small-signal equivalent circuit of the common-gate stage. The Miller
effect due to Cgd2 is negligible, because the gate terminal of M2 is connected to the AC ground.
The NQS resistance of M2 is also negligible. The resistance RL represents the equivalent resis-
tance of the load LC tank LLCL, and is given by Eq. (2.4).
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2.3.3 Analytical Expressions
The equivalent circuit presented in the previous subsection provides more precise analytical ex-
pressions of the LNA performance than the simple equivalent circuit shown in Section 2.2. The
analytical equations of the gain, noise, and linearity are derived in this subsection.
Gain
The output current iout flows into the output load RL, generating the output voltage:
vout = −ioutRL. (2.31)
From Figs. 2.6 and 2.7, iout is given by
iout =
gm1vs,eq
2Rin · jω0αMCgs1
(
RI
RI + 1/gm2
)
, (2.32)
where input impedance matching is assumed (i.e., Req = Rin and ω0Leq = −Xin). The voltage
gain of the LNA is defined as the ratio of the output voltage to the input voltage at reference plane
1 (see Fig. 2.5(a)):
Av,LNA ≡
∣∣∣∣voutvin
∣∣∣∣ = 2
∣∣∣∣voutvs
∣∣∣∣ = 2
∣∣∣∣ voutvs,eq(1− ω20CpLg + jω0CpRs)
∣∣∣∣ , (2.33)
where Z ′in = Rs is assumed. Substituting Eqs. (2.31) and (2.32) into (2.33) gives
Av,LNA =
RL
RinαM
(
ωT1
ω0
) ∣∣∣∣ 11− ω20CpLg + jω0CpRs
∣∣∣∣
(
RI
RI + 1/gm2
)
, (2.34)
which indicates that a large Cp and small gm2 lead to a decrease in Av,LNA.
Noise
The noise of M1, M2, RI , and RL contribute to the overall LNA noise. The LNA noise factor can
be derived from the small-signal equivalent circuits shown in Figs. 2.6 and 2.7:
FLNA = 1 + FM1 + FM2 + FRI + FRL , (2.35)
FM1 =
γ1χ1
α1
gm1Req
(
ω0
ωT1
)2
+
α1δ1
κ1gm1Req
, (2.36)
FM2 = 4Reqα
2
M
(
ω0
ωT1
)2
γ2χ2gm2
α2
, (2.37)
FRI = 4Reqα
2
M
(
ω0
ωT1
)2
1
RI
, (2.38)
FRL = 4Reqα
2
M
(
ω0
ωT1
)2
(1 + 1/gm2RI)
2
RL3,p
, (2.39)
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where FM1 , FM2 , FRI , and FRL represent the noise contributions from M1, M2, RI , and RL,
respectively, and χ1 and χ2 are given by
χ1 = (1 + αgd1)
2 − 2|c|α1
√
δ1
κ1γ1
(1 + αgd1) +
α21δ1
κ1γ1
, (2.40)
χ2 =
(
1 + 1/gm2RI
1 + gm2RI
)2
+
(
ω0
ωT2
)2
α22δ2
κ2γ2
, (2.41)
respectively. The detailed derivations are summarized in Appendix A.1. Equations (2.36)–(2.39)
indicate that increasing ωT1 leads to a lower NF and a lower gm2 (higher αM ) results in the
increase of FM2 , FRI , and FRL .
Linearity
The two-stage LNA consists of the common-source and common-gate stages, and hence the
overall IIP3 of the LNA can be derived in the same way as that of the cascode LNA:
1
A2LNA,IIP3
≈ 1
A21,IIP3
+
A2v1
A22,IIP3
, (2.42)
Av1 =
∣∣∣∣ vivin
∣∣∣∣ =
1
gm2
//RI
RinαM
(
ωT1
ω0
) ∣∣∣∣ 11− ω20CpLg + jω0CpRs
∣∣∣∣ , (2.43)
A2i,IIP3 =
4
3
∣∣∣∣ c1c22(c1c3 − 2c′ic2)(−c′ic2 + c1c3)[(−c′ic2 + c1c3)c3 − 2c′ic1c2c4]
∣∣∣∣ , (2.44)
c′i =
1
jω0αMCgs1Rin(1− ω20LgCp + jω0CpRs)
(i = 1),− 1 (i = 2), (2.45)
where A1,IIP3 and A2,IIP3 represent the IIP3 of the common-source and common-gate stages
in the expression of the voltage amplitude, respectively; Av1 represents the voltage gain of the
common-source stage and vi the voltage at node I as shown in Fig. 2.6; c0 − c4 in Eq. (2.44) are
given by Eqs. (2.12)–(2.16).
2.4 Design Methodology
This section describes a design methodology of the two-stage LNA that meets the typical specifi-
cations of LNAs for WLAN receivers [18], shown in Table 2.1. In this design, 0.15 µm FD-SOI
CMOS process and device parameters are used, and the current consumption and supply voltage
are set to 8.0 mA and 1.0 V, respectively. There are thirteen design variables: the bias currents
of the two transistors (Id1 and Id2), the overdrive voltages (Vod1 and Vod2), the gate widths and
lengths (W1/L1 and W2/L2), gate and source inductances (Lg and Ls), internal inductances (LI1
and LI2), and load inductance (LL). The gate lengths, L1 and L2, are set to the minimum gate
length in order to increase ωT i, resulting in a lower NF [1]. Once Idi and Vodi are determined,
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Table 2.1: Specifications of LNAs for WLAN receivers.
Frequency [GHz] 5.4
S11 [dB] < −10
Voltage Gain [dB] >20
NF [dB] <2.0
IIP3 [dBm] > −5
Wi can be calculated from Eq. (2.9). Consequently, we can reduce thirteen design variables to
nine ones such as Id1, Id2, Vod1, Vod2, Lg, Ls, LI1, LI2, and LL. In what follows, these nine design
variables are determined from the derived equations.
Bias Currents of M1 and M2
The gain specification determines the distribution of bias currents of M1 and M2, Id1 and Id2.
Equation (2.34) indicates that the voltage gain of the LNA mainly depends on ωT1 (∝ Idi) and RL
(i.e., QL). The quality factors of on-chip inductors are determined by process technologies and
inductor structures (QL  8 at 5 GHz in this design). Therefore, Id1 is selected to satisfy the gain
specification, and then Id2 to the rest of the given bias current: Id2 = Ispec−Id1. Figure 2.8 shows
the calculated voltage gain versus Vod1 with Id1 as a parameter. Note that gm2 is set to infinity in
Eq. (2.34). For comparison, simulations for Id1 = 7.0 mA are also plotted in Fig. 2.8. This and
the following simulations of the LNA were carried out using the small-signal and noise FD-SOI
MOSFET models shown in [30] and Agilent Advanced Design System (ADS). Figure 2.8 shows
that the calculations are comparable to the simulations, and the given specification is satisfied in
the range of 4.0–8.0 mA. Taking account of process and temperature variations and the effect of
M2, we select Id1 to 7.0 mA for a voltage gain of 23 dB including a 3 dB margin, and then Id2 to
1.0 mA.
Overdrive Voltage of M1
Increasing overdrive voltage of M1, Vod1, leads to a lower NF and IIP3. Figure 2.9 shows
the calculated and simulated NF and IIP3 versus Vod1 for Id1 = 7.0 mA. In the calculations
and simulations, M2 was set to be noiseless, and gm2 and A22,IIP3 to infinity in Eqs. (2.37)–
(2.39) and (2.42), respectively. Besides, the noise parameters such as γi, δi, and αi based on
the experimental results [30] were used. Figure 2.9 shows that the calculations are comparable
to the simulations and the noise performance improves with increasing Vod1, while the linearity
deteriorates. The degradation of the linearity can be explained as follows: For input impedance
matching (Z ′in = Rs), the constant current iin = vin/Rs injects into the LNA. In this case, the
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Figure 2.8: Calculated and simulated voltage gain versus Vod1 with Id1 as a parameter.
Figure 2.9: Calculated and simulated NF and IIP3 versus Vod1.
24 CHAPTER 2. TWO-STAGE CMOS LNA
Figure 2.10: Calculated and simulated NF and IIP3 versus Vod2.
gate-source voltage of M1 is approximated by
vgs1 ≈ iin
jω0Cgs1
=
vin
jω0Cgs1Rs
. (2.46)
For a fixed Id1, the gate width, i.e., the gate-source capacitance of M1, Cgs1, decreases with in-
creasing Vod1, which results in an increase of vgs1, as shown in Eq. (2.46). Although the MOSFET
generally has higher linearity with increasing Vod (because Idi is proportional to Vodi when Vodi
is large), the degradation of linearity due to the increase in vgs1 becomes significant in the range
of 0.20–0.50 V, causing poor linearity. Taking account of additional noise of the common-gate
stage, we set Vod1 to 0.32 V, which results in W1 =5×24 µm (24 gate fingers, each with a unit of
5 µm width) and provides calculated NF = 1.25 dB and IIP3 = 3.8 dBm.
Overdrive Voltage of M2
Increasing the overdrive voltage of M2, Vod2, allows high linearity, but causing a higher NF .
Figure 2.10 shows the calculated and simulated NF and IIP3 versus Vod2 for Id1 = 7.0 mA,
Vod1 = 0.32 V, and Id2 = 1.0 mA. Increasing Vod2 results in better linearity but poor noise
performance. The reason for a higher NF is that increasing Vod2 leads to a decrease in gm2
and increase in αM for a fixed Id2, which results in a larger FM2 , FRI , and FRL , as shown in
Eqs. (2.37)–(2.39). Figure 2.10 also shows that the difference between the IIP3 calculations
and simulations increases at higher Vod2: the calculated IIP3 becomes higher than the simulated
IIP3 as Vod2 increases. This difference originates form the simplification of Idi (Eq. (2.9)) and
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the IIP3 approximation of two nonlinear stages in cascade (Eq. (2.42)). With a few simulations,
we can avoid to overestimate the achievable IIP3. From Fig. 2.10, we can find Vod2 = 0.17 V, at
which the noise and linearity specifications are satisfied on both calculation and simulation. This
results in W2 = 50 µm and calculated NF = 1.85 dB and IIP3 = −4.1 dBm.
Inductors
The gate and source inductances, Lg and Ls, are determined from the impedance matching condi-
tions. Substituting the determined design variables into Eqs. (2.22) and (2.23) gives Lg  3.3 nH
and Ls  1.0 nH. The source inductor Ls is implemented by a 2.5-turn square spiral inductor
with a diameter of 115 µm, a metal width of 8 µm, and a metal spacing of 2 µm, while the
gate inductor Lg by a bonding wire [29], which has a higher Q than on-chip inductors [19, 31],
resulting in a smaller NF .
The inductances in the LC tanks, LI1, LI2, and LL, are determined from the resonance fre-
quency, given by ω = 1/
√
LC. Substituting f = 5.4 GHz and C = 300 fF into L = 1/ω2C,
we obtain an L of 3.1 nH. For these inductors, 3.5-turn square spiral inductors with a diameter of
170 µm, a metal width of 8 µm, and a metal spacing of 2 µm are used.
Figure 2.11 shows the complete schematic of the designed two-stage LNA. For measure-
ments, a unity-gain common-source amplifier with a 50 Ω output resistor is used as a buffer.
The 10 pF capacitor provides the AC ground for the gate terminal of M2. The bias voltages are
generated by current mirror circuits (not shown).
2.5 Experimental Results and Discussion
The designed two-stage LNA was fabricated in a 0.15 µm FD-SOI CMOS process with a high
resistivity substrate (∼1 kΩ·cm), metal-insulator-metal (MIM) capacitors, and five metal layers
including a 1.95-µm thick metal layer. The cut-off frequency of a 0.15 µm NMOS consisting
of 48 gate fingers with a unit of 5 µm width was approximately 54 GHz for Vds = 1 V and
Id = 7 mA [21]. A micrograph of the fabricated LNA is shown in Fig. 2.12. The active chip area
excluding pads was 0.46 mm × 0.53 mm. The input and output pads were not ESD protected.
The stand-alone buffer and inductor for LI1, LI2, and LL were also fabricated on the same chip.
The current consumption of the LNA and buffer were 8.3 mA and 5.8 mA from a 1.0 V supply
voltage, respectively. The S-parameters, NF and IIP3 of the LNA without Lg were measured
using on-wafer RF probes. The above characteristics of the LNA with Lg were calculated based
on the measurements [30]. This avoids instrumental error originating from a bonding wire Lg.
2.5.1 Inductor
The S-parameters of the fabricated 3.1 nH inductor were measured using an Agilent Technologies
HP8722ES network analyzer and then converted into Y-parameters. The inductance and quality
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Figure 2.11: Complete schematic of the designed two-stage LNA.
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Figure 2.12: Micrograph of the fabricated LNA.
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factor, L and Q, can be calculated from the Y-parameters and following equations [32]:
L = Im
[
1/Y11
ω
]
, (2.47)
Q =
Im [1/Y11]
Re [1/Y11]
. (2.48)
Figures 2.13 and 2.14 show the measured L and Q of the inductor, respectively. For comparison,
the L and Q achieved using a three-dimensional (3-D) electromagnetic simulator (Ansoft HFSS)
are also shown in Figs. 2.13 and 2.14, respectively. The measured L was 3.2 nH and Q was 8.0
at 5.4 GHz.
2.5.2 S-parameters
Figures 2.15 and 2.16 show the measured and simulated S-parameters of the LNA with an ideal
gate inductor of 3.3 nH. The S-parameters were measured using the same network analyzer as in
the inductor measurements. An S11 of less than −10 dB was achieved around 5.4 GHz, where a
maximum S21 was 23 dB, which met the WLAN specification shown in Tab. 2.1. The agreements
between the measurements and simulations are due to the small-signal FD-SOI MOSFET mod-
els proposed in [30]. Figure 2.16 shows that S12 and S22 are −46 dB and −9.9 dB at 5.4 GHz,
respectively. The discrepancy between the measured and simulated S12 is attributed to measure-
ment limits. The measured S12 of the stand-alone buffer (not shown) was−29 dB. The S12 of the
stand-alone LNA was thus approximately −17 dB.
2.5.3 NF
Figure 2.17 shows the measured and simulated NF . The NF was measured using an Agi-
lent Technologies HP8970B noise figure meter and Maury automated tuner system. The LNA
achieved an NF of 1.7 dB at 5.4 GHz, satisfying the noise specification. The measurements
agree well with the simulations, due to the noise models proposed in [30].
2.5.4 Linearity
Figures 2.18 and 2.19 show the measured output power of the fundamental tones and third-
order intermodulation (IM3) products for two tones (5.4 and 5.41 GHz), applied to the LNA
and stand-alone buffer. The two tones were generated by Agilent Technologies HP8671B and
E4438C signal generators, and the fundamental and IM3 tones were measured using an Agilent
Technologies E4448A spectrum analyzer. The measured IIP3 of the LNA with the buffer was
−18.0 dBm, while that of the stand-alone buffer was 4.8 dBm. The IIP3 of the LNA without the
buffer can be calculated from the following equation:
1
A2LNA,IIP3
≈ 1
A2LNA+Buf,IIP3
− A
2
v,LNA
A2Buf,IIP3
, (2.49)
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Figure 2.13: Measured and simulated L of the fabricated 3.1 nH inductor.
Figure 2.14: Measured and simulated Q of the fabricated 3.1 nH inductor.
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Figure 2.15: Measured and simulated S11 and S21 of the LNA.
Figure 2.16: Measured and simulated S12 and S22 of the LNA.
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Figure 2.17: Measured and simulated NF of the LNA.
Figure 2.18: Measured IIP3 of the LNA with the buffer.
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Figure 2.19: Measured IIP3 of the stand-alone buffer.
where Av,LNA is the voltage gain of the LNA and ALNA,IIP3 , ABuf,IIP3 , and ALNA+Buf,IIP3
represent the IIP3 of the LNA, buffer, and LNA cascaded with the buffer in the expression of
voltage amplitude, respectively. Substituting IIP3,LNA+Buf = −18.0 dBm, IIP3,Buf = 4.8 dBm
and Av,LNA = 22.5 dB into Eq. (2.49) gives IIP3,LNA = −6.1 dBm.
2.5.5 Comparison
Table 2.2 shows a comparison of the LNA performance obtained from the measurements, sim-
ulations, and calculations. The simulated and calculated voltage gain and NF were consistent
with the measured results, which satisfied the specifications. The calculated IIP3 agreed well
with the simulated one, but these results were slightly different from the measured IIP3. The dif-
ference can be attributed to inaccurate FD-SOI MOS device parameters used in the simulations
Table 2.2: Comparison of the LNA performance at 5.4 GHz.
Gain [dB] NF [dB] IIP3 [dBm]
Specification 20 2.0 −5.0
Measurement 23 1.70 −6.1
Simulation 25 1.60 −3.0
Calculation 23 1.85 −4.1
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and calculations. Although the fabricated LNA did not meet the IIP3 specification, its linearity
can be improved by increasing Id2 as shown in Section 2.4.
Table 2.3 shows a summary of the LNA and a comparison with previously reported 1.0 V,
5 GHz CMOS LNAs. The figure of merits for LNAs, FoM1 and FoM2 included in Table 2.3,
are defined as [36]:
FoM1[mW−1] =
Gain[lin]
Power[mW] · (NF [lin]− 1) , (2.50)
FoM2[–] =
Gain[lin] · IIP3[mW] · f0[GHz]
Power[mW] · (NF [lin]− 1) . (2.51)
The proposed LNA obtained the best FoM1 among the other 1.0 V, 5 GHz CMOS LNAs. Al-
though the LNA reported in [34] achieved the lowest NF and best FoM2, it adopted an input-
output differential topology and had difficulty in achieving input impedance matching.
2.6 Conclusion
This chapter has demonstrated a 1.0 V two-stage CMOS LNA and its design methodology based
on derived analytical expressions. The presented two-stage topology that consists of common-
source and common-gate stages is more suitable for low-voltage operation than a conventional
cascode topology. The analytical expressions show that a higher Vod1 results in a lower NF
and IIP3 while a higher Vod2 leads to a higher NF and IIP3. The proposed design methodol-
ogy based on the expressions allows us to efficiently design two-stage LNAs that satisfy target
specifications. The 1.0 V, 5.4 GHz LNA implemented with a 0.15 µm FD-SOI CMOS technol-
ogy achieved an NF of 1.7 dB, voltage gain of 23 dB, and IIP3 of −6.1 dBm with a power
consumption of 8.3 mW. These measurements were consistent with the calculations obtained
from the derived expressions. This ensures the validity of the analytical expressions and design
methodology.
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Chapter 3
Transformer Folded-Cascode CMOS LNA
3.1 Introduction
Although the continuous scaling of CMOS technologies has improved the high-frequency perfor-
mance of MOSFETs, it has imposed two challenges on CMOS RFICs: low-voltage operation and
small chip area. The ITRS [1] predicts that the supply voltages of low-power digital circuits will
decrease to 0.5 V in the near future. Reference [2] shows that a 45 nm (state-of-the-art) CMOS
process costs approximately 10 times as much as a 0.13 µm (most widely used) CMOS process.
Considering the integration of RF circuits with digital circuits, we need to develop low-voltage
and small-area (low-cost) RF circuits.
Folded-cascode CMOS LNAs with inductive source degeneration [3, 4] are the most promis-
ing candidates for low-voltage and small-area CMOS LNAs. Although a two-stage CMOS LNA,
presented in the previous chapter, achieves higher performance with lower power consumption
than the folded-cascode LNAs, it requires more inductors (i.e., five inductors). Other reported
low-voltage LNAs [5, 6] consume much larger chip area and less performance than the above
LNAs.
This chapter proposes a 0.5 V, 5 GHz transformer folded-cascode CMOS LNA [7], which
has a smaller chip area than the conventional folded-cascode LNA. The transformer consists of
the internal and load inductors and reduces the chip area of the LNA, while affecting the LNA
performance. This chapter is organized as follows. Section 3.2 describes the circuit topology
of the proposed LNA. The effects of the transformer on the LNA performance are analyzed in
Section 3.3. Section 3.4 describes the design of the LNA and transformer. Section 3.5 presents
the measurements of the LNA fabricated in a 90 nm digital CMOS process, and then Section 3.6
concludes the chapter.
3.2 Circuit Topology
Figure 3.1 shows a schematic of the proposed LNA, based on the conventional folded-cascode
LNA with inductive source degeneration. The PMOS transistor M2 reduces the Miller effect of
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Figure 3.1: Schematic of the proposed LNA.
the gate-drain capacitance of the input transistor M1, improving the reverse isolation performance
of the LNA. It allows less inductors than the NMOS transistor in the two-stage LNA, although it
leads to less gain and a larger NF due to a larger parasitic capacitance at node I. The gate and
source inductors, Lg and Ls, provide input impedance matching at an operating frequency [8].
The internal inductor LI , resonating with the parasitic capacitance CI at node I, provides a high
impedance, thereby the signal current amplified by M1 flows into M2. The load inductor LL
also resonates with the parasitic capacitance CL, resulting in a high impedance. These inductors,
LI and LL, are magnetically coupled to form a transformer in such a way as to have a positive
magnetic coupling with retaining the LNA performance.
The positive magnetic coupling of LI and LL is the most effective way to reduce the chip
area of the folded-cascode LNA. Increasing the magnetic coupling leads to a smaller LI and LL
(smaller chip area), as will be shown in the next section. On the contrary, the negative magnetic
coupling requires a larger LI and LL (larger chip area). The coupling of Lg or Ls and LI or LL
is also not beneficial for the following reasons:
1. Lg is often implemented with a bonding wire.
2. Ls is usually small (< 1.0 nH) for input impedance matching.
3. The coupling makes the LNA unstable.
3.3 Effect of Magnetic Coupling
The magnetic coupling between LI and LL affects the LNA performance in terms of input impe-
dance, gain, and noise. In this section, the effects of the magnetic coupling are analyzed, and the
stability of the LNA is also discussed.
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3.3.1 Input Impedance
The magnetic coupling changes the frequency response of the LNA input impedance Zin through
the gate-drain capacitance of M1, Cgd1. The small-signal equivalent circuit of the input stage,
shown in Fig. 3.2, yields Zin, given by
Zin = jωLg +
ωT1Ls + jωLs +
1
jωCgs1
αM
, (3.1)
αM = 1 +
gm1
YI/αgd1 + jωCgs1
+
YI (1− ω2LsCgs1 + jωLsgm1)
YI/αgd1 + jωCgs1
≈ 1 + αgd1
(
gm1
YI
+ 1− ω2LsCgs1 + jωLsgm1
)
, (3.2)
where ωT1 = gm1/Cgs1 is the unity current gain frequency of M1; αgd1 = Cgd1/Cgs1 is the
ratio between Cgd1 and Cgs1; jωCgs1 is ignored against YI/αgd1. The input admittance of the
common-gate stage, shown in Fig. 3.3, is given by
YI =
ii
vi
= gm2 + jωCI +
1
jωLI+RI
− jωM
jωLI+RI
gm2 − jωCL · jωMjωLI+RI
1−ω2LLCL−jωCL · (jωM)2jωLI+RI + jωRLCL
≈ gm2 + jωCI + 1
jωLI + RI
− nk (gm2 − jωnkCL)
1− ω2(1− k2)LLCL + jωRLCL , (3.3)
where gm2 is the transconductance of M2; RI , ignored in the last term for simplicity, and RL
are the parasitic resistances of LI and LL, respectively; M is the mutual inductance of the trans-
former, and k and n =
√
LL/LI are the coupling factor and turn ratio, respectively. The fre-
quency responses of YI and 1/YI are described in Appendix B. The calculated real and imaginary
parts of αM and Zin are shown in Figs. 3.4(a) and (b), respectively. Using Re[αM ] and Im[αM ],
we can approximate Zin as
Re[Zin] ≈
ωT1Ls ·Re[αM ]− Im[αM ]ωCgs1
|αM |2 , (3.4)
Im[Zin] ≈ ωLg −
ωT1Ls ·Im[αM ] + Re[αM ]ωCgs1
|αM |2 , (3.5)
where ωLs is ignored against 1/ωCgs1. As shown in Fig. 3.4(a), Re[αM ] increases and Im[αM ]
decreases at low frequencies, which results in an increase of Re[Zin]. For a low k (<0.6), Re[Zin]
becomes a maximum around the frequency at which Im[αM ] becomes a minimum. Meanwhile,
Im[Zin] with k approaches zero faster than Im[Zin] without k (k = 0), due to the increase in
Re[αM ] at low frequencies.
The magnetic coupling shifts the input impedance matching region (|S11| < −10 dB) toward
lower frequencies. Due to good reverse isolation of the folded-cascode topology (S12  0), the
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S11 of the LNA can be approximated as Eq. (1.1). For input impedance matching at ω0, the
following conditions must be satisfied:
Re[Zin]  Rs, (3.6)
Im[Zin]  0, (3.7)
Im[αM ]  0, (3.8)
which give the following conditions:
ωT1Ls
Re[αM(jω0,αM )]
 Rs, (3.9)
ω0 ≈ 1√
LgCgs1 ·Re[αM(jω0,αM )]
, (3.10)
ω0,αM ≈
1√
LI(CI + n2k2CL)
, (3.11)
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Figure 3.4: Calculated (a) αM , (b) Zin, and (c) S11 with k as a parameter.
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respectively, where Re[αM(jω0,αM )] is approximated as
Re[αM(jω0,αM )] ≈ 1 + αgd1 +
αgd1gm1
(1− nk)gm2 . (3.12)
Equations (3.9)–(3.12) show that ω0 and ω0,αM decrease and Re[αM ] increases as k increases.
Figure 3.4(c) shows the calculated S11 with k as a parameter. Input impedance matching is
achieved around ω0, which decreases with increasing k.
3.3.2 Gain
The magnetic coupling reduces the peak frequency and magnitude of the LNA gain. The com-
mon-gate stage acts as a transimpedance, which converts the input signal current ii to the output
voltage vout, as shown in Fig. 3.3. The input current ii amplified by the first stage is derived from
Fig. 3.2:
ii ≈ − gm1
jω0Cgs1Rs ·Re[αM ]vin, (3.13)
where input impedance matching is assumed (i.e., Zin = Rs) and vin represents the input voltage
of the LNA as shown in Fig. 3.2. The transimpedance from node I to the output is given by
ZT =
vout
ii
=
vout
vi
vi
ii
=
nk + gm2[RL + jω(1− k2)LL]
1 + jωCL[RL + jω(1− k2)LL] ·
1
YI
=
nk
RL+jω(1−k2)LL + gm2
D
, (3.14)
D =
(
jωCI +
1
jωLI + RI
)(
jωCL +
1
jω(1− k2)LL + RL
)
+ gm2
(
jωCL +
1− nk
jω(1− k2)LL + RL
)
+
jωn2k2CL
jω(1− k2)LL + RL . (3.15)
Around ω = 1/
√
LICI = 1/
√
LLCL, the first term in Eq. (3.15) is approximated by zero:
D ≈ gm2
(
jωCL +
1− nk
jω(1− k2)LL
)
+
n2k2CL
(1− k2)LL , (3.16)
where RI and RL are ignored for simplicity. The magnitude of ZT becomes a maximum when
the first term in Eq. (3.16) equals zero. The voltage gain of the LNA and its peak frequency can
be therefore expressed as
Av,LNA =
∣∣∣∣voutvin
∣∣∣∣ =
∣∣∣∣iiZTvin
∣∣∣∣ =
∣∣∣∣ gm1ZTjω0Cgs1Rs ·Re[αM ]
∣∣∣∣ , (3.17)
ωp ≈ 1√
1−k2
1−nkLLCL
, (3.18)
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respectively. Equations (3.17) and (3.18) show that the magnitude and peak frequency of the
voltage gain decrease with increasing k. Figure 3.5 shows the calculated Av,LNA with k as a
parameter. The increase of k shifts the gain peak toward a lower frequency and reduces the gain
magnitude. The peak frequency in Fig. 3.5 corresponds well to that calculated from Eq. (3.18).
The LNA with the magnetic coupling sacrifices a maximum voltage gain to achieve the target
peak frequency, ωp,t. Equation (3.18) gives the following condition:
LL = LI =
1
ω2p,t(1 + k)CL
(for n = 1). (3.19)
A turns ratio of one provides the smallest chip area of the transformer, because LL and LI si-
multaneously decrease with increasing k. Equation (3.19) shows that a smaller LI and LL are
required to achieve ωp,t as k increases. Reducing LI and LL leads to a smaller chip area, but to a
decrease in the parallel impedances of the internal and load LC tanks at the resonance frequencies
(Zp ≈ (ω0LI,L)2/RI,L), causing a lower voltage gain. Figure 3.6 shows the calculated Av,LNA
for fp,t = 5.0 GHz where LL and LI satisfy Eq. (3.19). A peak frequency of approximately 5.0
GHz can be achieved even for a large k, while the maximum gain decreases with increasing k
(Av,LNA ∝ (1 + k)−2). However, a small coupling factor such as 0.2 is acceptable for the LNA,
due to a small gain reduction of 3 dB.
3.3.3 Noise
The transformer reduces the output noise originating from the common-gate transistor and the
parasitic resistance of LL, thereby improving the noise performance. Figure 3.7 conceptually
illustrates how the transformer reduces the drain noise current of M2, represented by ind2. The
primary (internal) inductor LI detects ind2, and then induces a noise voltage to the secondary
(load) inductor LL. The induced noise voltage is correlated and anti-phase to the output noise
voltage produced by ind2 flowing through LL, reducing the output noise caused by M2. The other
output noise originating from LL is also reduced by the transformer in the same way.
The magnetic coupling affects the noise contributions from M2, LI , and LL to the LNA (FM2 ,
FLI , and FLL , respectively), but not that from M1 (FM1). The LNA noise factor is given by
F = 1 + FM1 + FM2 + FLI + FLL , (3.20)
FM1 ≈
γ1χ1
α1
gm1Rs
(
ω0
ωT1
)2
+
α1δ1
κ1gm1Rs
, (3.21)
χ1 = (1 + αgd1)
2 − 2|c|α1
√
δ1
κ1γ1
(1 + αgd1) +
δ1α
2
1
κ1γ1
, (3.22)
FM2 ≈ 4
∣∣∣∣ YIY0 + YI
∣∣∣∣
2
γ2
α2
gm2Rs
(
ω0
ωT1
)2
|αM |2
∣∣∣∣∣∣
(1− k)
(
1− j Y0+YLICI
ω0CL
)
k + j gm2(1−k)
ω0CL
∣∣∣∣∣∣
2
, (3.23)
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Figure 3.5: Calculated voltage gain with k as a parameter.
Figure 3.6: Calculated voltage gain with k as a parameter for LL = LI = 1/ω2p,t(1 + k)CL.
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Figure 3.7: Mechanisms for noise reduction of ind2.
FLI ≈ 4
∣∣∣∣ YIY0 + YI
∣∣∣∣
2
RIRs
(
ω0
ωT1
)2
|αM |2
∣∣∣∣∣(1− k)gm2 − k (Y0 + jω0CI)k + j gm2(1−k)
ω0CL
∣∣∣∣∣
2
, (3.24)
FLL ≈ 4
∣∣∣∣ YIY0 + YI
∣∣∣∣
2
RLRs
(
ω0
ωT1
)2
|αM |2
∣∣∣∣∣(1− k)gm2 + Y0 + YLICIk + j gm2(1−k)
ω0CL
∣∣∣∣∣
2
, (3.25)
where αi = gmi/gd0i and gd0i is the zero bias drain conductance of Mi (i = 1, 2); γi and δi are
the drain noise current factor and the induced gate noise current factor, respectively, and c is the
correlation coefficient between these noise currents ( j0.395 [9]); κi is the Elmore constant
(=5 [10]); LI = LL = 1/ω20(1 + k)CL; Y0 represents the output admittance of the input stage at
node I and is approximated as jωCgd1; YLICI = jωCI +1/(jωLI +RI). The detailed derivations
are summarized in Appendix A.2. Equations (3.21)–(3.25) show that FM1 is independent of k
while FM2 , FLI , and FLL are functions of k. Figure 3.8 shows the calculated FM2 , FLI , and
FLL versus k. As Eq. (3.23) shows, FM2 approaches zero with increasing k. Meanwhile, FLI
increases and FLL slightly decreases. This difference originates from the different numerators in
Eqs. (3.24) and (3.25), i.e., −k (Y0 + jω0CI) and Y0 + YLICI .
The noise improvement by the transformer is limited in the folded-cascode topology. The
calculated noise figure (NF , defined by 10 logF ) versus k are shown in Fig. 3.9, where 90 nm
CMOS process parameters are used. The NF simulated using Agilent Advanced Design System
(ADS) are also plotted. Figure 3.9 shows that the calculated NF is comparable to the simulated
NF , and the magnetic coupling reduces the NF by up to 0.08 dB (calculated) or 0.12 dB (sim-
ulated) for gm2 = 15 mS. The amount of noise reduction is relatively small, because the noise
of M1 is the dominant noise source in the LNA (FM1  1.20 and 1.05 in the calculations and
simulations, respectively).
46 CHAPTER 3. TRANSFORMER FOLDED-CASCODE CMOS LNA
Figure 3.8: Calculated FM2 , FRI , and FRL versus k.
Figure 3.9: Calculated and simulated NF versus k.
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3.3.4 Stability
A small LI or large CL ensures the stability of the LNA. The proposed LNA becomes potentially
unstable, because the transformer provides a positive feedback from the output to node I, as
shown in Fig. 3.1. For stability, the LNA must satisfy the following condition [11]:
Re[Zin] > 0. (3.26)
For k = 1 and low frequencies (the worst case), Re[Zin] is approximated as (Eq. (3.1) for YI =
1/jωLI)
Re[Zin] ≈ ωT1[Ls(1 + αgd1)− LIαgd1]
(1 + αgd1)2 + ω2L2Iα
2
gd1g
2
m1
. (3.27)
Substituting Eq. (3.27) in Eq. (3.26), we have
LI < Ls
(
1 +
1
αgd1
)
, (3.28)
which shows that a smaller LI ensures the stability. Using Eq. (3.19), we can rewrite the above
condition as
CL >
1
2ω2p,tLs
(
1 + 1
αgd1
) . (3.29)
For example, CL > 160 fF is calculated from fp,t = 5 GHz, Ls = 0.6 nH, and αgd1 = 0.2. This
capacitance value can be satisfied with the parasitic capacitances of LL and the input capacitance
of the following stage.
3.4 Design
3.4.1 Transistors
The input transistor M1 is designed to achieve a minimum NF at 5 GHz with a bias current Id1
of 1.0 mA at a supply voltage of 0.5 V. Equations (3.21) and (3.22) provide an optimum (for
noise performance) gate width for M1 of 4 × 40 µm (40 gate fingers, each with a unit of 4 µm
width) and a minimum gate length of 100 nm. Although the calculated minimum NF is 3.6 dB
for Id1 =1.0 mA, increasing Id1 leads to a lower NF (i.e., 2.2 dB for Id1 =2.0 mA).
The size of the common-gate transistor M2 is selected as a compromise between noise and
linearity performance. For a fixed bias current of 1.0 mA, a small gate width of M2 provides
high linearity as shown in Chapter 2, but leads to a lower gm2, which results in the increase of
FM2 , FLI , and FLL as shown in Eqs. (3.23)–(3.25). Figure 3.9 shows less NF degradation for
gm2 > 15 mS than for gm2 < 15 mS at a low k. Thus, gm2 is selected to be approximately 15 mS,
which results in a gate width of 4× 40 µm and gate length of 100 nm.
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3.4.2 Transformer and Inductor
A partially-coupled transformer, shown in Fig. 3.10(a), allows us to simultaneously achieve a
small chip area (0.314× 0.200 mm2) and reduce the magnetic coupling (k  0.1). On the other
hand, a stacked transformer, shown in Fig. 3.10(b), provides a smaller chip area (0.210 × 0.200
mm2), thereby reducing the cost. However, a large k of the stacked transformer (k  0.9) leads to
poor gain, and does not significantly reduce the NF of the LNA, as shown in Section 3.3.3. Fig-
ure 3.11 shows the ADS simulated voltage gain and NF of the LNAs employing the transformers
shown in Figs. 3.10(a) and (b). The transformers were designed using a three-dimensional (3-D)
electromagnetic simulator (Ansoft HFSS), and Ls and Lg in both the LNAs were adjusted to
achieve an S11 of less than −10 dB at 5 GHz. The LNA with the stacked transformer had 13 dB
lower gain than the LNA with the partially-coupled transformer at 5 GHz. This leads to an in-
crease in the overall NF of the receiver. A larger k also leads to an increase in the voltage swing
at node I (Fig. 3.1), causing poor reverse isolation. Simulations (not shown) showed degradation
of approximately 10 dB in the reverse isolation performance (S12) of the LNA with the stacked
transformer.
The inductances of the transformer are selected to resonate at a frequency of approximately
5 GHz. The outer diameter of each inductor is 200 µm, the metal width 7 µm, and the metal
spacing 2 µm. Electromagnetic simulations resulted in LI = LL = 3.6 nH and quality factors
(Q) of 6.7 at 5 GHz.
The inductances of Ls and Lg are determined by the input impedance matching conditions,
derived from Eqs. (3.6)–(3.8): Ls  0.8 nH and Lg  4.3 nH. The outer diameter of Lg is
200 µm, the metal width 5 µm, and metal spacing 2 µm. The simulated Q of Lg was 7.5 at
5 GHz.
3.5 Experimental Results and Discussion
The designed LNA with the partially-coupled transformer shown in Fig. 3.12 was fabricated in a
90 nm digital CMOS process with seven metal layers including a 1.9-µm thick metal layer and
without metal-insulator-metal (MIM) capacitors. For comparison, a conventional folded-cascode
LNA with the same device sizes except the magnetic coupling as in Fig. 3.12 was also fabricated
on the same chip. A micrograph of the fabricated LNAs is shown in Fig. 3.13. The active
chip areas (without the pads) of the proposed and conventional LNAs were 0.39×0.55 mm2 and
0.52×0.55 mm2, respectively. The input and output pads were not electrostatic-discharge (ESD)
protected. Metal fills consisting of metal 1–6 layers were placed both inside and outside the
fabricated transformer and inductors to meet metal density rules in the CMOS process. They
were 1.5 µm by 1.5 µm squares with a spacing of 0.2 µm. For the measurements, a unity-gain
common-source amplifier with a 50 Ω output resistor was used as a buffer, shown in Fig. 3.12.
The S-parameters, noise, and linearity of the LNAs were measured using on-wafer RF probes.
The power consumption of each LNA and the buffer were 1.0 mW and 1.8 mW at a supply
voltage of 0.5 V, respectively.
3.5. EXPERIMENTAL RESULTS AND DISCUSSION 49
L L
I
V DD
OUT
GND
314 µm
Pad metal
Metal 6
L I
L I =L L =3.6 nH,
Q LI =Q LL =6.7@5 GHz,
k =0.1
2
0
0
 µ
m
1
3
0
 µ
m
(a)
L L
I
V DD
OUT
GND
135 µm
L I
(b)
L I =L L =1.8 nH,
Q LI =6.2@5 GHz,
Q LL =7.4@5 GHz,
k =0.9
Pad metal
Metal 6
Figure 3.10: Layout of (a) a partially-coupled transformer and (b) a stacked transformer.
Figure 3.11: Simulated voltage gain and NF of LNAs employing the partially-coupled trans-
former (solid line) and stacked transformer (dashed line).
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Figure 3.12: Complete schematic of the designed transformer folded-cascode LNA.
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Figure 3.13: Micrograph of the proposed LNA (left) and conventional folded-cascode LNA
(right).
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3.5.1 S-parameters
Figures 3.14 and 3.15 show the measured and simulated S11 and S21 of the fabricated LNAs, re-
spectively. The S-parameters were measured using an Agilent Technologies HP8722ES network
analyzer. The proposed LNA obtained an S11 of less than−10 dB around 5 GHz and a maximum
S21 of 16.8 dB at 4.7 GHz. The magnetic coupling in the proposed LNA had a small impact on
the S11 performance, while the measured peak of S21 was shifted to a lower frequency than the
simulated one, due to the increased magnetic coupling of the fabricated transformer (k  0.2).
This frequency shift can be reduced by using a smaller LI and LL (3.4 nH).
The discrepancy between the measured and simulated S21 is mainly attributed to insufficient
accuracy in the simulation of the inductors used. The HFSS simulation models of the transformer
and inductors included no metal fills to solve convergence problems and reduce the memory
requirement. The metal fills decrease the quality factors of the transformer and inductor [12–14],
which results in a lower gain.
Figures 3.16 and 3.17 show the measured and simulated S12 and S22 of the LNAs with the
buffers, respectively. The propose LNA with the buffer achieved an S12 of −47 dB at 5.0 GHz,
while the stand-alone buffer obtained an S12 of −30 dB at 5.0 GHz (not shown). Thus, the S12
of the proposed LNA without the buffer was approximately −17 dB. Figure 3.16 also shows that
the inductor coupling deteriorates the reverse isolation by a factor of 12 dB at 5 GHz, compared
to the conventional LNA. This deterioration is not problematic, because the proposed LNA still
has good isolation, due to the folded-cascode topology. Both the LNAs achieved an S22 of less
than −10 dB around 5.0 GHz as shown in Fig. 3.17.
3.5.2 NF
Figure 3.18 shows the measured and simulated NF of the LNAs. The NF was measured using
an Agilent Technologies HP8970B noise figure meter. The proposed LNA obtained a minimum
NF of 3.9 dB at 4.7 GHz, while the conventional LNA achieved a minimum NF of 4.1 dB at
the same frequency. The difference between the measured minimum NF can be attributed to
more input-referred noise of the buffer in the conventional LNA than that in the proposed LNA.
The LNAs had different values of S21 at 4.7 GHz, resulting in different input-referred noise of
the buffer.
3.5.3 Linearity
Figure 3.19 shows the measured output power of the fundamental tone and third-order intermod-
ulation (IM3) products for two tones (4.999 GHz and 5.000 GHz), applied to the LNA. The two
tones were generated by Agilent Technologies HP8671B and E4438C signal generators, and the
fundamental and IM3 tones were measured using an Agilent Technologies E4448A spectrum an-
alyzer. The measured IIP3 of the proposed LNA with the buffer was−18.5 dBm, and that of the
stand-alone buffer was −0.25 dBm (not shown). The IIP3 of the LNA without the buffer can be
calculated from Eq. (2.49). Substituting IIP3,LNA+Buf = −18.5 dBm, IIP3,Buf = −0.25 dBm
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Figure 3.14: Measured and simulated S11 of the LNAs.
Figure 3.15: Measured and simulated S21 of the LNAs.
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Figure 3.16: Measured and simulated S12 of the LNAs.
Figure 3.17: Measured and simulated S22 of the LNAs.
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Figure 3.18: Measured and simulated NF of the LNAs.
Figure 3.19: Measured IIP3 of the proposed LNA with the buffer.
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and Av,LNA = 15.8 dB (at 5.0 GHz) into Eq. (2.49) gives IIP3,LNA = −14.8 dBm. The IIP3 of
the conventional LNA was also −14.8 dBm.
3.5.4 Comparison
Table 3.1 shows a summary of the LNA performance and a comparison with previously reported
low-voltage (∼0.6 V) CMOS LNAs for 5 GHz applications. The proposed LNA achieved per-
formance comparable to the conventional folded-cascode LNA, while consuming three fourths
of the chip area of the conventional LNA. The figure of merits for the LNAs, FoM1 and FoM2,
included in Table 3.1, are defined by Eqs. (2.50) and (2.51), respectively. The proposed LNA
obtained the best FoM1 (4.8 mW−1) with the smallest chip area among the reported low-voltage
CMOS LNAs, whereas it achieved a lower FoM2 than that of the LNA reported in [3], due to a
lower IIP3.
3.6 Conclusion
This chapter has demonstrated a transformer folded-cascode CMOS LNA, in which the internal
and load inductors have been magnetically coupled to reduce the chip area. Circuit analysis
showed that the magnetic coupling between these inductors decreases the resonance frequency
of the input matching network, the peak frequency and magnitude of the gain, and the noise
figure. The partially-coupled transformer reduced the chip area, while having a small impact
on the LNA performance. The LNA implemented with a 90 nm CMOS technology occupied
0.21 mm2 and achieved an S11 of−14 dB, NF of 3.9 dB, and voltage gain of 16.8 dB at 4.7 GHz
with a power consumption of 1.0 mW from a 0.5 V supply. The chip size of the proposed LNA
was 25% smaller than that of the conventional folded-cascode LNA. It has been demonstrated
that the proposed LNA can replace conventional low-voltage CMOS LNAs.
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Chapter 4
Transformer Noise-Canceling UWB CMOS
LNA
4.1 Introduction
The ultra-wideband (UWB) technology has attracted much interest in recent years, because of
its ability to realize high-speed wireless personal area networks (WPANs), in which electronic
devices are required to transfer large amounts of data, such as audio or video files, at a high
data transfer rate. UWB frequency bands assigned from 3.1 to 10.6 GHz (Fig. 4.1) are utilized
by two different communication systems: multiband orthogonal frequency division multiplexing
(MB-OFDM) UWB [1] or single-carrier direct sequence (DS) UWB [2]. The MB-OFDM UWB
system using 14 sub-bands, each with a bandwidth of 528 MHz, transmits signals modulated
by OFDM in the subband. The data rate is up to 480 Mbps. The DS-UWB system spreads
the spectrum over the low band (3.1–4.85 GHz) or high band (6.2–9.7 GHz), and provides a
maximum data rate of 1320 Mbps. In either case, wideband low-noise amplifiers (LNAs) are
essential for the RF front-ends of UWB receivers.
Group 1
3.1
Group 2 Group 3 Group 4 Group 5
10.6 Frequency
[GHz]
524 MHz
4.7 6.3 7.9 9.5
IEEE802.11aIEEE802.11b/g
Bluetooth etc.
2.4
Figure 4.1: UWB frequency bands
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The UWB LNA must meet several stringent requirements: input impedance matching, low
noise performance, and sufficient gain across 3.1–10.6 GHz at low power consumption, low
supply voltage, and low cost (i.e., small area and requiring no additional layers). In addition,
it is desirable to implement the LNA with digital CMOS technologies for the integration of RF
front-ends and digital circuits. Although several wideband CMOS LNAs have been proposed
in recent years, none of them have simultaneously met all these requirements. An LNA with
wideband LC matching networks [3] consumes a large chip area. Although resistive-feedback
LNAs [4–6] and common-drain feedback LNAs [7, 8] occupy small chip areas, they require
high power consumption and high supply voltages to simultaneously achieve wideband input
impedance matching and low noise performance. A reactive-feedback LNA [9, 10] demands
two thick metal layers to form a transformer that provides a reactive feedback. Noise-canceling
LNAs [11–14] require additional circuits and power consumption. Distributed LNAs [15, 16]
consume much higher power and larger areas than other LNAs.
This chapter proposes a transformer noise-canceling common-gate LNA employing an output
series inductor [17]. The proposed LNA is suitable for low-power and low-voltage operation, and
achieves |S11| < −10 dB, NF < 4.4 dB, and |S21| > 9.3 dB across 3.1–10.6 GHz. This chap-
ter is organized as follows. Section 4.2 describes previously proposed wideband CMOS LNAs
and their drawbacks. Section 4.3 shows the proposed circuit topology and the noise cancellation
mechanisms. The noise, input admittance, gain, stability, and group delay of the proposed LNA
are analyzed in Section 4.4. Section 4.5 describes the design methodology for the LNA. Sec-
tion 4.6 shows the measurements of the LNA implemented in a 90 nm digital CMOS process,
and Section 4.7 concludes the chapter.
4.2 Wideband CMOS LNAs
Wideband CMOS LNAs can be generally categorized into two types: common-source (CS)
LNAs, and common-gate (CG) LNAs. LC matching networks or feedback techniques allow
the CS LNAs to achieve wideband input bandwidth. Feedback techniques applied to CS LNAs
can be divided into three categories: resistive feedback, reactive feedback, and common-drain
feedback. A gm-boosting or noise-canceling technique is employed to CG LNAs for noise re-
duction.
4.2.1 Common-Source LNAs
Input Matching Network
Input LC matching networks based on Chebyshev or Butterworth configurations are used for
CS LNAs to achieve wideband impedance matching [3]. However, they require several high-Q
inductors: four inductors in an LNA employing the input matching network based on the fifth-
order Chebyshev filter [3]. The use of many inductors increases the chip area and the parasitic
resistances and capacitances, causing noise and gain degradation at high frequencies.
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Resistive Feedback
Resistive-feedback LNAs require high power consumption and high supply voltages to simulta-
neously achieve wideband impedance matching and a low NF . Figure 4.2(a) shows the basic
topology of the LNA, whose input impedance is expressed as
Zin ≈ 1
sCp
//
Rf
1 + Av
, (4.1)
where Cp is the input parasitic capacitance, Rf the feedback resistance, and Av the voltage gain
of the LNA. Increasing Rf reduces the NF of the LNA [4], but Av must also be increased
accordingly to obtain the desired input impedance (50 Ω) as shown in Eq. (4.1). This requires
high current consumption and a large load resistor and transistor, which results in a reduction
of the input bandwidth. Even with a state-of-the-art CMOS technology, the resistive-feedback
LNA [5] demanded 12 mW from a 1.8-V supply to achieve NF < 2.6 dB; the input bandwidth
was limited to less than 5.0 GHz.
Common-Drain Feedback
A common-drain (CD) stage shown in Fig. 4.2(b) detects the output voltage and feeds part of the
voltage back to the input, thereby producing a resistive component for the input impedance:
Zin ≈ 1
gm3(1 + gm1RL)
(4.2)
where gm3 is the transconductance of the CD transistor M3, and RL is the load resistance. How-
ever, the extra CD and current source transistors increase the noise and input parasitic capac-
itance. Hence, the topology also has difficulties in achieving wideband impedance matching
and low noise performance at simultaneously low power consumption (|S11| < −10 dB and
NF < 4.3 dB in the frequency range of 0–6 GHz at 3.4 mW [7]).
Reactive Feedback
The input stage of the reactive-feedback LNA [9, 10] is shown in Fig. 4.2(c). The transformer
connected to the gate and source of M1 detects the source current, returning part of it to the gate.
Although this topology provides |S11| < −10 dB and NF < 3 dB across 3.1–10.6 GHz [9, 10],
it requires a transformer with very low parasitic resistances. The input impedance of the LNA is
given by [10]
Zin ≈ 1
(1 + β) β
(
rpri +
1
gm1
)
, (4.3)
where β is the feedback factor and equals k/n, and k and n are the magnetic coupling factor
and the turns ratio of the transformer, respectively; rpri is the parasitic resistance of the primary
inductor Lp; gm1 is the transconductance of M1. For β = 0.19 [10] and gm1 = 50 mS, the
upper limit on rpri for S11 < −10 dB is calculated as 1.7 Ω. It is difficult to implement such
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Figure 4.2: Wideband CMOS LNAs.
a primary inductor using a lower thin metal layer1. Increasing β and gm alleviates the above
limitation but leads to an increase in NF [10] and high power consumption, respectively. In fact,
the transformer in [9,10] consisted of two thick metal layers (3–4 µm). An additional thick metal
layer increases the fabricating cost.
4.2.2 Common-Gate LNAs
The CG LNA (Fig. 4.2(d)) is suitable for wideband and low-voltage operation, because it has
a low quality factor of the input network and does not require a cascode transistor to alleviate
1The secondary inductor, stacked on the primary one, must be implemented with a top thick metal layer for low
noise performance [10].
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the Miller effect from the CG transistor M1 [18]. The main drawback of the LNA is poor noise
performance. The noise factor is given by
F ≈ 1 + γ + 4Rs
RL
, (4.4)
where Rs is the input signal source resistance. The coefficient of the channel thermal noise in
the MOSFET, γ, equals 2/3 in long-channel MOSFETs, but exceeds this value in short-channel
MOSFETs [19–21]. For γ = 2, RL = 200 Ω, and Rs = 50 Ω, the NF is calculated as approxi-
mately 6.0 dB, which is unacceptable for wideband LNAs.
Gm-Boosting Technique
A gm-boosting technique [18] reduces the noise factor contributed from M1 by a factor of (1+A):
F ≈ 1 + γ
1 + A
+
4Rs
RL
, (4.5)
where A, shown in Fig. 4.2(e), is an inverting gain and assumed to be noiseless. An additional
circuit providing A is required for practical use of the technique. A differential capacitor cross-
coupling topology [22, 23] provides A  1 (NF  4.8 dB), but requires an external wideband
balun. A transformer-coupled topology [24], which provides A > 1, is not suitable for wideband
operation, due to a larger effective Cgs, which becomes more than four times as large as that of
the CG LNA.
Noise-Canceling Technique
A noise-canceling technique based on [25] has also been applied to the CG LNA for noise reduc-
tion [11–13]. This technique cancels the noise of the CG transistor using an additional CS one
(Fig. 4.2(f)). However, the noise of the CS transistor is not canceled, and hence the NF of this
LNA is less than or comparable to that of the CG LNA, even with higher power consumption and
a larger chip area.
4.3 Transformer Noise-Canceling LNA
This section presents the circuit topology of the transformer noise-canceling LNA and the noise
cancellation mechanisms.
4.3.1 Circuit Topology
Figure 4.3 shows a schematic of the proposed LNA, based on a CG LNA with a shunt-peaking
inductor. The main difference between the proposed LNA and the CG LNA is that the input and
shunt-peaking inductors, Lp and Ls, are magnetically coupled to form a transformer. A similar
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Figure 4.3: Schematic of the proposed LNA.
topology has been reported for narrowband applications [26]. The transformer reduces the noise
of M1 and the load resistor RL, thereby improving the noise performance without additional
circuits or increased power consumption. The transformer also provides a positive feedback,
whose mechanism is as follows: An output current generated by a signal voltage flows through
Ls, which induces a voltage that is in phase with the signal voltage to Lp. The output series
inductor L1 forms a π network with the parasitic capacitances, C1 and C2, extending not only the
gain bandwidth, but also the input bandwidth. The chip area of the proposed LNA is the same
as that of the CG LNA with the shunt-peaking inductor, because Lp can be stacked on Ls, i.e., a
stacked transformer, which occupies the area of one inductor.
4.3.2 Noise Cancellation
The transformer partly cancels the output noise originating from the CG transistor M1 and load
resistor RL, thereby improving the LNA noise performance. The small-signal circuit of the
proposed LNA are shown in Fig. 4.4, where the voltage supply terminal (VDD) is connected to the
AC ground; the noise of the signal source resistance Rs, M1, and RL are represented by the noise
current sources ins, ind, and noise voltage source vnRL , respectively; M , given by k
√
LpLs, is
the mutual inductance of the transformer and k the magnetic coupling factor; Cp represents the
sum of the gate-source capacitance of M1 and the parasitic capacitances of the input pad and
Lp; ZL is the load impedance considering the right hand side of output node A. The mechanisms
for the noise cancellation are conceptually illustrated in Figs. 4.5(a) and (b). The transformer
detects noise currents flowing through the primary (or secondary) inductor Lp, inducing voltages
correlated with the currents to the secondary (or primary) inductor Ls.
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Figure 4.4: Small-signal equivalent circuit with noise sources.
Transistor Noise Cancellation
The output noise voltage generated by ind is partly canceled by the induced noise voltage origi-
nating from ind flowing through Lp, as shown in Fig. 4.5(a). The noise current ind first flowing
through Ls and RL generates a noise voltage vn1 = −ind(RL + sLs), and then a noise vol-
tage v′n1 = −ind · sM is induced to Lp. Next, ind flows through Lp, producing a noise vol-
tage vn2 = ind· sLp, which is canceled by v′n1. Here, the transformer induces a noise voltage
v′n2 = ind · sM to Ls. The induced noise voltage v′n2 is correlated and in antiphase with vn1 and
hence the total output noise voltage is reduced: −ind(RL + sLs − sM). The expression of the
output noise voltage (at node A) including the effect of ZL can be derived from Fig. 4.4:
vout,ind = −ZL
n2k2 − nk +
(
1
Rs
+ sCp +
1
sLp
)
(RL + s(1− k2)Ls)(
1
Rs
+ YIN
)
(ZL + RL + s(1− k2)Ls)
, (4.6)
where n =
√
Ls/Lp is the turn ratio of the transformer; YIN = iin/vin, described in the next
section, is the input admittance of the LNA, and iin and vin are the input current and voltage,
respectively, as shown in Fig. 4.4. The term of s(1 − k2)Ls in the numerator of Eq. (4.6) shows
that the transistor noise is partly canceled by the transformer.
Load Resistor Noise Cancellation
The CG transistor M1 drains a part of the output noise current originating from vnRL , reducing
the output noise voltage, as shown in Fig. 4.5(b). The noise current due to vnRL , which is given by
vnRL/(sLs + RL + ZL), first flows through Ls and then the transformer induces a noise voltage
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Figure 4.5: Mechanisms for noise cancellation of (a) ind and (b) vnRL .
v′nRL = −sMvnRL/(sLs + RL + ZL) to Lp. The transistor M1 detects a gate-source voltage
vgs = v
′
nRL
/sLp(1/Rs +gm + sCp +1/sLp), and drains noise current of gmvgs accordingly. This
results in a reduction of the output noise current originating from vnRL . Considering the noise
current due to M1, we can obtain the output noise current flowing ZL:
iout,vnRL =
(
1
Rs
+ (1− nk)gm + sCp + 1sLp
)
vnRL(
1
Rs
+ YIN
)
(ZL + RL + s(1− k2)Ls)
, (4.7)
and the output noise voltage (at node A), vout,vnRL , is given by ZLiout,vnRL . The term −nkgm in
Eq. (4.7) originates from the noise cancellation.
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Verification
The effectiveness of the transformer noise cancellation is verified through simulation. Figure 4.6
shows the simulated NF and NFmin of the proposed LNAs with and without the noise cancel-
lation (i.e., k = 0, 1.0), where 90 nm CMOS process parameters are used and Rp represents the
parasitic resistance of Lp. The LNA with k = 0 corresponds to a CG LNA with a load resistor
and shunt-peaking inductor. The NF of the LNA with k = 1.0 is up to 2.2 dB lower than that of
the LNA with k = 0. Figure 4.7 shows the simulated noise factors contributed from M1, RL, and
Rp (FM1 , FRL , and FRp , respectively) with and without the noise cancellation. The transformer
reduces FM1 by up to 35 % and FRL by 65 %. The contribution from Rp also slightly decreases
and hence Rp contributes little to the overall NF (i.e., 0.1 dB in Fig. 4.6). The noise contributions
from M1 and RL change with the turn ratio. A noise optimization procedure will be presented in
the next section.
4.4 Circuit Analysis
The transformer improves the LNA noise performance at the cost of the input and gain band-
widths. The output series inductor L1 extends both the bandwidths. In this section, the noise,
input admittance, gain, stability, and group delay of the LNA are analyzed, and noise optimiza-
tion and impedance matching procedures are presented.
4.4.1 Noise
The amount of noise cancellation is mainly determined by the turn ratio of the transformer. From
the small-signal equivalent circuit shown in Fig. 4.4, the output noise voltage due to Rs is given
by
vout,ins = ZL
(gmRL + nk + s(1− k2)Lsgm) ins(
1
Rs
+ YIN
)
(ZL + RL + s(1− k2)Ls)
. (4.8)
Using Eqs. (4.6)–(4.8), we obtain the noise factor of the proposed LNA:
F ≈ 1 + FM1 + FRL , (4.9)
FM1 =
∣∣∣∣vout,indvout,ins
∣∣∣∣
2
=
∣∣∣∣∣∣
n2 − n +
(
1
Rs
+ jωCp +
1
jωLp
)
RL
gmRL + n
∣∣∣∣∣∣
2
γgd0Rs, (4.10)
FRL =
∣∣∣∣vout,vnRLvout,ins
∣∣∣∣
2
=
∣∣∣∣∣∣
(1− n) gmRL +
(
1
Rs
+ jωCp +
1
jωLp
)
RL
gmRL + n
∣∣∣∣∣∣
2
Rs
RL
, (4.11)
where gd0 is the zero-bias drain conductance of M1. The value of γ in a fabricated 90 nm MOS-
FET is approximately two, shown by the measured and simulated NF of the LNA, as will be
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Figure 4.6: Simulated NF and NFmin of the LNAs with and without noise cancellation (k =
0, 1.0)
Figure 4.7: Simulated noise contributions from M1, RL, and Rp to the LNAs with and without
noise cancellation (k = 0, 1.0).
4.4. CIRCUIT ANALYSIS 69
shown in Section 4.6. For simplicity, the magnetic coupling factor k is assumed to be one. The
parasitic resistance of Lp, the parasitic capacitance between Lp and Ls, and the induced-gate
noise current of M1 are ignored, because they do not have a significant effect on the overall NF .
The transconductance gm and load resistance RL cannot be optimized for noise, because they
are determined from input impedance matching conditions, as will be shown in the following
subsection.
The optimum n for the noise performance can be obtained from Eqs. (4.9)–(4.11). Setting the
derivatives of Eqs. (4.10) and (4.11) with respect to n to zero (i.e., ∂FM1/∂n = 0 and ∂FRL/∂n =
0 for ω = 1/
√
LpCp), we can obtain
nopt,ind = −gmRL +
√
(gmRL)
2 + gmRL +
RL
Rs
, (4.12)
nopt,vnRL = 1 +
1
gmRs
, (4.13)
for which a minimum FM1 and FRL are achieved, respectively. Similarly, the optimum n for F ,
nopt, can be obtained from ∂F/∂n = 0:(
n2opt − nopt +
RL
Rs
)(
n2opt + (2nopt − 1)gmRL −
RL
Rs
)
γgd0
−
(
(1− nopt) gm + 1
Rs
)(
g2mRL + gm +
1
Rs
)
RL = 0. (4.14)
Figures 4.8(a) and (b) show the calculated F , FM1 , and FRL (RL = 50 Ω) versus n and NF with
RL as a parameter at ω = 1/
√
LpCp, respectively. For RL = 50 Ω, minimum FM1 , FRL , and F
are achieved for n of 0.68, 1.66, and 1.0, given by Eqs. (4.12)–(4.14), respectively. Figure 4.8(b)
shows that the calculated NF (RL = 150 Ω) for n = 1.0 is consistent with the simulated NF
(k = 1.0) at 7.2 GHz, shown in Fig. 4.6, although Rp is ignored in Eqs. (4.9)–(4.11). Moreover,
the NF becomes a minimum around one even with varying RL from 50 to 200 Ω. A large n
makes the LNA unstable, as will be explained in Section 4.4.4, and leads to an increase in the
parasitic capacitance of Ls, causing poor high-frequency performance. The optimum n is thus
determined to be one.
4.4.2 Input Impedance Matching
In the proposed topology with input and shunt-peaking inductors coupled, the output load affects
the LNA input impedance through the coupling. The output series inductor L1 contributes to
wideband input impedance matching. From Fig. 4.4, the input admittance of the proposed LNA,
YIN , is given by
YIN(jω) = gm + jωCp +
1
jωLp
+ YT . (4.15)
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The first three terms in Eq. (4.15) represent the input admittance of the CG LNA. The last term
YT is generated by coupling Lp and Ls, and is given by
YT (jω) =
nk(nk − gmZL)
RL + ZL + jωn2Lp(1− k2) . (4.16)
When L1 is connected in series with the output, ZL is expressed as
ZL(jω) =
1
jωC1
//
(
jωL1 +
1
jωC2
)
, (4.17)
where C1 represents the sum of the gate-drain capacitance of M1 and the parasitic capacitance
of L1; C2, which is typically larger than C1, represents the sum of the input capacitance of the
following stage and the parasitic capacitance of L1. Equations (4.15)–(4.17) show that YIN is a
function of YT , whose frequency behavior significantly depends on that of ZL. From Eqs. (4.15)–
(4.17), the calculated frequency behavior of YT is shown in Fig. 4.9(a) (solid line), and that of
YT for ZL(jω) = 1/jω(C1 + C2) is also shown for comparison (dashed line). The π network
consisting of C1, L1, and C2 acts as a short or an open [27] (i.e., ZL = 0 or ∞), providing a
maximum and minimum Re[YT (jω)] and Im[YT (jω)]:
Re[YT (jω)]max ≈ n
2k2
RL
, (4.18)
Re[YT (jω)]min ≈ −nkgm, (4.19)
Im[YT (jω)]max ≈ nk
2
(
gm +
nk
RL
)
, (4.20)
Im[YT (jω)]min ≈ −nk
2
(
gm
L1C2
C1+C2
L1C2
C1+C2
+ n2(1− k2)Lp
+
nk
RL
)
, (4.21)
at the following frequencies:
ω1 =
1√
L1C2
, (4.22)
ω2 =
1√
L1
C1C2
C1+C2
, (4.23)
ω3 ≈ 1
RL(C1 + C2)
, (4.24)
ω4 ≈ RLL1C2
C1+C2
+ n2(1− k2)Lp
, (4.25)
respectively. The above equations and approximations are derived from the following conditions:
ZL = 0 and jωn2(1 − k2)Lp is ignored against RL in Eqs. (4.18) and (4.22); ZL = ∞ in
Eqs. (4.19) and (4.23); ZL = 1/jω(C1 + C2) and ω2n2(1− k2)Lp(C1 + C2)  1 in Eqs. (4.20)
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and (4.24); ZL = jωL1C2/(C1 + C2) in Eqs. (4.21) and (4.25). A negative Re[YT (jω)] shown
in Eq. (4.19) originates from the positive feedback provided by the transformer. The calculated
YIN is also shown in Fig. 4.9(b). The real part of YIN , Re[YIN(jω)], is simply shifted by gm from
Re[YT (jω)], and the imaginary part of YIN , Im[YIN(jω)], becomes zero at resonance frequencies.
The first resonance frequency ω0 is derived from the following equation:
Im[YIN(jω0)] ≈ jω0Cp + 1
jω0Lp
+ jω0
nk(C1 + C2)(nk + gmRL)
1 + ω20R
2
L(C1 + C2)
2
= 0, (4.26)
where the last term in Im[YIN(jω0)] is Im[YT (jω0)] for ZL = 1/jω0(C1 + C2) and ω20n2(1 −
k2)Lp(C1 + C2)  1.
Input impedance matching conditions are derived from YIN(jω0) and YIN(jω1). At ω0, the
real part of YIN(jω) is approximated as
Re[YIN(jω0)] ≈ gm
(
1− nk
1 + ω20R
2
L(C1 + C2)
2
)
, (4.27)
where ω20nkRL(C1 + C2)2/gm  1. At ω1, Im[YIN(jω)] is negligible against Re[YIN(jω)]:
YIN(jω1) ≈ Re[YIN(jω1)] = gm + n
2k2
RL
. (4.28)
For input impedance matching (|S11| < −10 dB), YIN must satisfy the following condition:
|S11| =
∣∣∣∣1−RsYIN1 + RsYIN
∣∣∣∣ < 0.316. (4.29)
When Im[YIN(jω)] = 0, Eq. (4.29) can be simplified to
10 mS < Re[YIN(jω)] < 38 mS. (4.30)
Substituting Eqs. (4.27) and (4.28) into Eq. (4.30), we can derive the following impedance match-
ing conditions:
10 mS < gm
(
1− nk
1 + ω20R
2
L(C1 + C2)
2
)
, (4.31)
gm +
n2k2
RL
< 38 mS. (4.32)
Equations (4.31) and (4.32) determine the lower and upper limits to gm and the lower limit to RL.
An impedance matching procedure for the proposed LNA is as follows:
1. Select gm and RL to satisfy Eqs. (4.31) and (4.32)
2. Select Lp such that ω0 equals the lower edge of the desired input band
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3. Select L1 such that ω4 equals the upper edge of the desired input band
Figure 4.9(c) shows the calculated S11 of the LNAs with and without L1, where ω0 and ω4 are set
to approximately 3.1 GHz and 10.6 GHz, respectively. A transconductance of 30 mS and load
resistance of 150 Ω allow |S11| < −10 dB from ω0 to ω1. Around ω4, the π network including
L1 decreases Re[YIN(jω)] and Im[YIN(jω)]:
Re[YIN(jω4)] = gm − nk
2RL
(
ω4L1C2gm
C1 + C2
− nk
)
, (4.33)
Im[YIN(jω4)] = ω4Cp − 1
ω4Lp
− nk
2RL
(
ω4L1C2gm
C1 + C2
+ nk
)
, (4.34)
providing |S11| < −10 dB. Consequently, the input impedance matching is achieved from ω0 to
ω4.
4.4.3 Gain
The transformer provides the positive feedback from node A to the input, as shown in Sec-
tion 4.3.1. The transformer positive feedback reduces the gain (S21) bandwidth of the LNA. The
S21 of the LNA with output impedance matching is given by
S21 =
vout
vs/2
=
2vin
vs
vout
vin
=
2
1 + RsYIN
Av, (4.35)
where vs is the signal voltage and Av, defined by vout/vin, is the voltage gain from the input to
the output of the LNA, as shown in Fig. 4.4. Equation (4.35) shows that the frequency response
of Av is shaped by that of YIN (i.e., S11), which results in that of S21.
The frequency response of Av of the proposed LNA is similar to that of a CG LNA with a
load resistor and output series inductor. The output network combined a shunt-peaking inductor
with an output series inductor gives a larger bandwidth than the counterpart with either inductor,
as explained in [23, 27]. However, the shunt-peaking inductor Ls in the proposed LNA does not
increase the bandwidth. The Av of the LNA is given by
Av(s) =
gmRL
(
1 + nk
gmRL
+ 1−k
2
m1
s
ωc
)
1 + s
ωc
+
(
1−k2
m1
+ 1−kc
m2
)
s2
ω2c
+ kc(1−kc)
m2
s3
ω3c
+ 1−k
2
m1
kc(1−kc)
m2
s4
ω4c
, (4.36)
where ωc = 1/RL(C1 + C2), kc = C1/(C1 + C2), m1 = R2L(C1 + C2)/Ls, and m2 = R2L(C1 +
C2)/L1 [23]. Substituting k = 0 into Eq. (4.36) gives the Av of the CG LNA with both the shunt-
peaking and output series inductors. Equation (4.36) shows that all m1 are divided by a factor
of (1− k2), i.e., Ls is multiplied by a factor of (1− k2). This means that the effective Ls in the
proposed LNA becomes small, compared with the shunt-peaking inductor in the CG LNA, and
then contributes less to bandwidth extension. The calculated Av with k as a parameter is shown in
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Fig. 4.10, where fc = 4.2 GHz, kc = 0.4, m1 = 1.6, and m2 = 2.25 originate from C1 = 100 fF,
C2 = 150 fF, Ls = 3.5 nH, L1 = 2.5 nH, and RL = 150 Ω. A very large peak (ripple) is found
when k = 0, because Ls is larger than L1, i.e., m1 < m2 [23, 27]. Figure 4.10 shows that both
the peak and bandwidth decrease as k increases. Consequently, the bandwidth of the proposed
LNA (k  0.9) closely equals that of the CG LNA with only the output series inductor. A flat
voltage gain of the CG LNA across the entire UWB frequency band can be obtained by selecting
an appropriate value of m2 (approximately 2), as discussed in [23].
An S21 variation of the proposed LNA mainly originates from the characteristic of YIN (S11).
As shown in Fig 4.9(c), the input impedance matching condition improves around ω0 and ω4, but
deteriorates around ω1. This means that an input signal of ω1 is less transferred to the input of the
LNA, compared to that of ω0 or ω4, which results in a reduction in the magnitude of S21 around
ω1. The difference between S21(jω0) and S21(jω1) can be approximated from Eq. (4.35):
∆S21 =
S21(jω0)
S21(jω1)
=
1 + RsYIN(jω1)
1 + RsYIN(jω0)
≈ 1 + Rs · Re[YIN(jω1)]
1 + Rs · Re[YIN(jω0)] , (4.37)
where Av(jω0) = Av(jω1) is assumed, the real parts of YIN(jω0) and YIN(jω1) are given by
Eqs. (4.27) and (4.28), respectively, and the imaginary parts of YIN(jω0) and YIN(jω1) can be
neglected, as shown in the previous subsection. Figure 4.11 shows the calculated Av and S21 of
the proposed LNA with k = 0.9. Substituting the parameters shown in Fig. 4.11 into Eq. (4.37)
gives ∆S21 = −3.6 dB, while an S21 variation of −4.7 dB is seen in Fig. 4.11, and then −1.1 dB
originates from the difference of Av. The difference of S21 can be reduced by decreasing RL, as
shown by Eqs. (4.27), (4.28), and (4.37). Moreover, using a common-source (CS) amplifier with
a gain peak around ω1 as the second stage, we can obtain a flat gain.
4.4.4 Stability
The proposed LNA becomes potentially unstable, due to the transformer positive feedback. For
unconditionally stable, the LNA must meet the following conditions, as shown in Section 1.2.2:
Re[ZIN ] > 0, (4.38)
Re[ZOUT ] > 0. (4.39)
In what follows, to simplify the expression of the output impedance of the LNA, we will verify
whether the LNA without the output π network (C1, L1, and C2) satisfies the above conditions or
not.
First, the real part of the input admittance of the LNA can be derived from Eqs. (4.15)–(4.16)
for ZL =∞:
Re[YIN(jω)] = gm (1− nk) . (4.40)
In the case of the proposed LNA, n is selected to be one, shown in Section 4.4.1, and k of the
on-chip transformer is less than one [28]: nk < 1. The requirement of Eq. (4.38) is thus satisfied.
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Figure 4.10: Calculated Av of the proposed LNA with k as a parameter.
Figure 4.11: Calculated Av and S21 of the proposed LNA with k = 0.9.
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Figure 4.12: Simulated K and B1 of the proposed LNA.
Next, the output impedance considering the left hand side of output node A (Fig. 4.4) is given by
ZOUT,A(jω) =
(
1
Rs
+ gm + jωCp
)
(RL + jω(1− k2)Ls) + n2 + RLjωLp
1
Rs
+ gm(1− nk) + jωCp + 1jωLp
. (4.41)
Equation (4.41) indicates that the real part of ZOUT,A becomes a maximum around ω=1/
√
LpCp
and can be approximated by
Re[ZOUT,A(jω)] ≈ RL, (4.42)
Re[ZOUT,A(jω)] ≈ RL + (1− k
2)Ls
Cp
(
1
Rs
+ gm
)
, (4.43)
at low and high frequencies (i.e., ω  1/√LpCp and ω 	 1/√LpCp), respectively. The
requirement of Eq. (4.39) is therefore satisfied.
The stability is also ensured through simulation. Figure 4.12 shows the simulated K and B1
of the proposed LNA, which are given by [29]
K =
1− |S11|2 − |S22|2 + |∆|2
2|S12S21| , (4.44)
B1 = 1 + |S11|2 − |S22|2 − |∆|2, (4.45)
respectively, where ∆ = S11S22 − S12S21. The necessary and sufficient conditions for uncondi-
tional stability are K > 1 and B1 > 0 [29]. The simulations show that the LNA satisfies these
conditions across the entire UWB frequency band.
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4.4.5 Group Delay
A group delay variation is important for DS-UWB or pulse-based UWB systems. The group
delay is the derivative of the phase of the signal transfer function (S21), and hence any resonance
in the signal path contributes to the variation [30]. The critical resonances in the proposed LNA
originate from the combinations of Lp (transformer) and Cp at the input, and L1, C1, and C2 at the
output, and these resonance frequencies, ω0 and ω2, are given by Eqs. (4.26) and (4.23), respec-
tively. Pushing the resonance frequencies out of the desired frequency band (i.e., increasing Lp or
decreasing L1) allows a small group delay variation. Figure 4.13 shows that the simulated group
delays of the proposed LNA with Lp and L1 as a parameter. The group delay (for Lp = 3.0 nH
in Fig. 4.13(a)) dramatically changes around 3 GHz (ω0) and 11 GHz (ω2). The simulations also
show that the variation can be reduced by increasing Lp or decreasing L1.
4.5 Design
By using a 90 nm CMOS process and device parameters, the proposed LNA is designed to
satisfy the following typical specifications of the UWB LNA: |S11| < −10 dB, NF < 4 dB, and
|S21| > 10 dB across the entire UWB frequency band (3.1–10.6 GHz). Current consumption is
set to 2.5 mA at a 1.0 V supply.
4.5.1 Input Transistor and Load Resistor
The transconductance gm and load resistance RL are determined by the input impedance match-
ing conditions, given by Eqs. (4.31) and (4.32), and the desired gain. A transconductance of
30 mS and load resistance of 145 Ω provide both |S11| < −10 dB and Av  14 dB2 in the lower
UWB band (3.1–5 GHz). The load resistance includes the parasitic resistance of Ls. A bias
current of 2.5 mA and gm of 30 mS result in a gate width of 4 × 10 µm (10 gate fingers, each
with a unit of of 4 µm width) and gate length of 100 nm.
4.5.2 Transformer
The transformer adopts a stacked configuration in which Lp is stacked on Ls. This configuration
provides the largest coupling factor and a small area [28]. The large parasitic resistance of Ls,
due to the lower thin metal layer, is not problematic, because it can be absorbed into RL.
The parasitic capacitance between Lp and Ls, Cc, has a relatively small effect on the LNA
performance. This capacitance significantly affects the frequency response of a noninverting
transformer [28]. Although the proposed LNA employs the noninverting stacked transformer,
the signal current injected into Ls by M1 reduces the effect of Cc. Figure 4.14 shows the simu-
lated S11 and NF of the LNA including Cc. In the lower UWB band, Cc slightly increases the
magnitude of the S11 and has little impact on the NF ; in the higher, a large Cc decreases the
2At low frequencies, Av ≈ gmRL + nk = 5.25.
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Figure 4.13: Simulated group delays with (a) Lp and (b) L1 as a parameter.
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Figure 4.14: Simulated S11 and NF of the LNA with Cc as a parameter.
input bandwidth and increases the NF by up to 0.20 dB. In the simulations, for wideband input
impedance matching, Cc must be less than 300 fF, which can be realized even with the stacked
transformer.
The transformer is designed to achieve |S11| < −10 dB (of the LNA) in the lower UWB band
and NF < 4.0 dB across the entire UWB band. Figure 4.15 shows the top view and cross section
of the designed transformer. Selecting Lp such that ω0 equals approximately 3.1 GHz allows the
LNA to achieve |S11| < −10 dB in the lower band. A wide metal for realizing Lp reduces the
parasitic resistance; however, it leads to a large chip area and large parasitic capacitance. For Lp,
we adopt a 3.5-turn square inductor with an outer diameter of 165 µm, metal width of 3 µm, and
metal spacing of 2 µm. To achieve a turn ratio of one, Ls is designed as follows: an outer diameter
is 165 µm, a metal width 2 µm, and a metal spacing 3 µm. The metal thicknesses of Lp (top pad
metal) and Ls (metal 6) are 1.9 µm and 0.9 µm, respectively. The parasitic capacitance Cc is
reduced by offsetting the upper metal layer from the lower by short horizontal distance (3 µm),
which results in Cc  240 fF. Three-dimensional (3-D) electromagnetic (EM) simulations by
Ansoft HFSS showed Lp = Ls = 4.0 nH and k = 0.9.
4.5.3 Output Series Inductor
The output series inductor L1 is designed to set ω4 to the upper edge of the desired input band
(10.6 GHz). We use a relatively low Q inductor to reduce the chip area and parasitic capacitance,
which reduces the gain bandwidth of the LNA. The outer diameter of L1 is 140 µm, the metal
width 3 µm, the metal spacing 2 µm, and the metal thickness 1.9 µm (top pad metal). EM
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Figure 4.15: (a) Top view and (b) cross section a–a’ of the designed transformer.
simulations showed that the inductance and maximum Q were 3.2 nH and 6.0 (at 5.0 GHz),
respectively.
4.6 Experimental Results and Discussion
The designed LNA shown in Fig. 4.16 was fabricated in a 90 nm digital CMOS process without
metal-insulator-metal (MIM) capacitors. A DC-blocking capacitor of 400 fF consisted of vertical
parallel plates [31], due to low input and output parasitic capacitances (∼ 25 fF). A micrograph
of the fabricated LNA is shown in Fig. 4.17. The active chip area excluding pads was 0.48 ×
0.25 mm2. The input and output pads was not electrostatic-discharge (ESD) protected. Metal fills
consisting of metal 1–6 layers were placed both inside and outside the fabricated transformer and
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Figure 4.17: Micrograph of the fabricated LNA.
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inductor to meet metal density rules in the CMOS process. They were 1.5 µm by 1.5 µm squares
with a spacing of 0.2 µm. The average horizontal distance between the metal fills and traces
of the inductors was 15 µm. For measurements, a unity-gain CS amplifier with a 50 Ω output
resistor was used as a buffer. The S-parameters, noise, and linearity of the LNA were measured
using on-wafer RF probes. The power consumption of the LNA and buffer were 2.5 mW and
4.0 mW, respectively, at a supply voltage of 1.0 V.
4.6.1 S-parameters
Figure 4.18 shows the measured and simulated S11 and S21 of the LNA. The S-parameters
was measured using an Agilent Technologies HP8722ES network analyzer. The LNA achieved
|S11| < −10 dB and |S21| > 9.3 dB across 3.1–10.6 GHz. The discrepancy between the measure-
ments and simulations at frequencies above 4 GHz is mainly attributed to insufficient accuracy
in the simulations of the transformer and inductor used. The HFSS simulation models of the
transformer and inductor included no metal fills to solve convergence problems and reduce the
memory requirement. The metal fills increase the parasitic capacitances and resistances of the
transformer and inductor [32–34], which results in the discrepancy.
Figure 4.19 shows the measured and simulated S12 of the LNA with the buffer. The difference
between the measured and simulated S12 is due to substrate effects. The LNA achieved |S12| <
−34 dB across 3.1–10.6 GHz. The measured S12 of the stand-alone buffer (not shown) was less
than−24 dB over the same frequency range. Thus, the S12 of the LNA without the buffer was less
than−10 dB. The poor reverse isolation performance is due to the transformer, and an additional
stage may be required to improve the isolation performance.
Figure 4.20 shows the measured and simulated group delays. The group delay variation
increased around the edge of the UWB frequency band, as analyzed in Section 4.4.5. A group
delay variation of approximately 60 ps was achieved for the entire band.
4.6.2 NF
Figure 4.21 shows the measured and simulated NF of the LNA. The NF was measured using
an Agilent Technologies HP8970B noise figure meter. Note that these results included the noise
of the output buffer, which increased the overall NF by 0.8 dB for an LNA gain of 10 dB in
simulation. The LNA with the buffer achieved an NF of 3.8–4.4 dB across the entire UWB band.
This means that the proposed LNA with an additional CS amplifier like the buffer can achieve
NF < 4.4 dB. The difference between the measurements and simulations can be explained by
the extra input-referred noise of the buffer, caused by the lower measured gain than the simulated
one.
4.6.3 Linearity
Figure 4.22 shows the output power of the fundamental tone and third-order intermodulation
(IM3) products for two tones (3.000 GHz and 3.001 GHz), measured using an Agilent Tech-
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Figure 4.18: Measured and simulated S11 and S21 of the LNA.
Figure 4.19: Measured and simulated S12 of the LNA.
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Figure 4.20: Measured and simulated group delays of the LNA.
Figure 4.21: Measured and simulated NF of the LNA.
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Figure 4.22: Measured IIP3 of the LNA at 3 GHz.
Figure 4.23: Measured IIP3 and IIP2 of the LNA.
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nologies E4448A spectrum analyzer. The two tones were generated by Agilent Technologies
HP8671B and E4438C signal generators. The measured IIP3 and 1-dB compression point were
approximately −9.3 dBm and −20 dBm, respectively. Figure 4.23 shows IIP3 and IIP2 mea-
sured by applying two tones with 1-MHz spacing. The measured frequency range of 3–6 GHz
was limited by the signal generator. An IIP3 > −9.3 dBm and IIP2 > −6.3 dBm were obtained
in the frequency range.
4.6.4 Comparison
Table 4.1 shows a summary of the LNA performance and a comparison with previously reported
3.1–10.6 GHz CMOS LNAs. The proposed LNA achieved input impedance matching and com-
parable noise performance across the entire UWB band with the lowest reported power consump-
tion and supply voltage. The LNA also consumed the smallest chip area among the wideband
LNAs employing inductors [10, 11, 16, 23].
An additional amplifier stage can allow the proposed LNA to achieve a more and flatter gain
across 3.1–10.6 GHz. A relatively low gain of the implemented LNA (>9.3 dB) leads to an
increase in the overall NF of the receiver. For instance, the NF specification for RF receivers of
the MB-OFDM UWB system is less than 6.6 dB [35, 36]. A receiver employing the proposed
LNA may have difficulty in satisfying such an NF specification. A CS amplifier with a load
inductor, shown in Fig. 4.24, improves the LNA gain, alleviating this problem. The CS amplifier
is designed to have a gain peak around 8.0 GHz and a power consumption of 2.0 mW. The 2.6-nH
inductor consists of stacked square spiral inductors implemented by the top pad metal and metal
6 layers, and occupies only 55 × 55 µm2. Figure 4.25 shows the simulated S21 and NF of the
LNAs with and without the CS amplifier. The inductor was designed by using the EM simulator.
The LNA with the CS amplifier achieved more and flatter gain (|S21| > 20 dB) and the same
noise performance as the LNA without the CS amplifier (NF < 4.3 dB) across 3.1–10.6 GHz.
The group delay variation (not shown) was reduced to approximately 20 ps. Considering the
measurements of the fabricated LNA, we conclude that the proposed LNA with the CS amplifier
can achieve |S21| > 20 dB and NF < 4.4 dB across 3.1–10.6 GHz with an additional power
consumption of 2.0 mW and chip area of 55× 55 µm2.
4.7 Conclusion
We have demonstrated a transformer noise-canceling UWB CMOS LNA with an output series
inductor. The transformer partly cancels the noise of the common-gate transistor and load resis-
tor, thereby improving the LNA noise performance. The output series inductor improves both
the gain and input bandwidths. Circuit analysis showed that the best turn ratio for the noise per-
formance is one and input impedance matching depends not only on the common-gate transistor
but also on the load resistor. The LNA designed for UWB applications was fabricated in a 90 nm
digital CMOS process. The fabricated LNA occupied 0.12 mm2, and achieved |S11| < −10 dB,
NF < 4.4 dB, and |S21| > 9.3 dB across 3.1–10.6 GHz, while consuming 2.5 mW from a 1.0 V
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Figure 4.24: Common-source amplifier with a load inductor.
Figure 4.25: Simulated S21 and NF of the LNAs with and without the common-source amplifier.
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supply. The proposed topology is the most suitable for low-power and low-voltage UWB CMOS
LNAs.
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Chapter 5
Conclusion
In this dissertation, I have proposed and demonstrated low-voltage and small-area CMOS LNAs
for narrowband and wideband applications.
Chapter 2 has demonstrated a 1.0 V, 0.25 mm2 two-stage CMOS LNA with inductive source
degeneration for 5 GHz applications. The presented two-stage topology that consists of common-
source and common-gate stages is more suitable for low-voltage operation than a conventional
cascode topology. The complete analytical expressions of the LNA performance were derived
from the small-signal equivalent circuits that include an input parasitic capacitance and the Miller
effect due to the gate-drain capacitance of the common-source transistor. These derived expres-
sions showed that a higher Vod1 results in a lower NF and IIP3 while a higher Vod2 leads to a
higher NF and IIP3. The proposed design methodology based on these expressions allows us to
efficiently design a two-stage LNA that satisfies desired gain, NF , and IIP3. The measurements
were consistent with the calculations obtained from the analytical expressions.
Chapter 3 has demonstrated a 0.5 V, 0.21 mm2 transformer folded-cascode CMOS LNA for
5 GHz applications. The internal and load inductors in a conventional folded-cascode LNA were
magnetically coupled to reduced the chip area. The effects of the magnetic coupling between
these inductors were analyzed. More magnetic coupling leads to a decrease in the resonance
frequency of the input matching network, the peak frequency and magnitude of the gain, and
the noise figure. The proposed partially-coupled transformer reduces the chip area, while having
a small effect on the LNA performance. The folded-cascode LNA employing the transformer
fabricated in a 90 nm CMOS process achieved the performance comparable to the conventional
folded-cascode LNA, while consuming three fourths of the chip area of the conventional LNA.
The fabricated LNA also achieved the best FoM with the smallest chip area among previously
reported 0.4–0.6 V, 1.0 mW, 5 GHz CMOS LNAs. It has been demonstrated that the transformer
folded-cascode LNA can replace conventional low-voltage CMOS LNAs.
Chapter 4 has demonstrated a 1.0 V, 0.12 mm2 transformer noise-canceling CMOS LNA for
fullband UWB (3.1–10.6 GHz) applications. The transformer noise cancellation scheme and
output series inductor was incorporated into a conventional common-gate LNA. The transformer
consisting of the input and shut-peaking inductors partly cancels the noise of the common-gate
transistor and load resistor, thereby improving the LNA noise performance without increased
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power consumption and chip area. The output series inductor improves both the gain and input
bandwidths. Circuit analysis showed that the best turns ratio for the noise performance is one
and input impedance matching depends not only on the common-gate transistor but also on the
load resistor. The LNA fabricated in a 90 nm digital CMOS process achieved an S11 of less
than −10 dB, NF of less than 4.4 dB, and S21 of more than 9.3 dB with the smallest supply
voltage, power consumption (2.5 mW), and chip area, among previously reported 3.1–10.6 GHz
CMOS LNAs. The proposed circuit topology is the most suitable for low-voltage, low-cost, and
low-power UWB CMOS LNAs.
In summary, two circuit techniques allow the low-voltage and small-area design and imple-
mentation of CMOS LNAs. The first one is to use no cascode transistor, which alleviates the
Miller effect but consumes voltage headroom. As alternative approaches, a common-gate stage
is connected to a common-source LNA with inductive source degeneration as shown in Chap-
ters 2 and 3; a common-gate topology, which needs no cascode transistor, is adopted for wideband
applications as shown in Chapter 4. The second one is to magnetically couple two inductors to
form a transformer, which consumes smaller chip area than two inductors, resulting in smaller
area LNAs. In addition, the transformer consisting of the inductors connected to the source and
drain terminals of the transistor in a common-gate topology partly cancels the noise produced
by the transistor, improving the noise performance of the topology. This transformer noise can-
cellation scheme can be applied to all LNAs based on the common-gate topology. I conclude
that the presented circuit techniques and LNAs contribute to low-voltage and low-cost CMOS
RF front-ends.
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NF Derivations
A.1 Two-Stage LNA
The noise of the two-stage LNA originates from M1, M2, RI , and RL. All output noise currents
due to these elements flow into the equivalent resistance of the load LC tank, RL. The LNA noise
factor is given by
FLNA =
|io,s,eq|2 + |io,M1|2 + |io,M2|2 + |io,RI |2 + |io,RL|2
|io,s,eq|2
= 1 + FM1 + FM2 + FRI + FRL , (A.1)
where io,s,eq, io,M1 , io,M2 , io,RI , and io,RL are the output noise currents due to Req, M1, M2, RI ,
and RL, respectively.
The output noise current originating from the equivalent signal source Req, io,s,eq, can be
derived from the noise equivalent circuit of the input stage, shown in Fig. A.1. The noise current
produced by Req is given by
|ins,eq|2 = 4kBT∆f
Req
, (A.2)
where kB is Boltzmann’s constant, T the absolute temperature, and ∆f the noise bandwidth. The
transfer function from ins,eq to io,s,eq is derived from Fig. A.1:
Hns,eq(jω0) ≈ gm1Req
jω0αMCgs1(Req + Rin)(1 + 1/gm2RI)
, (A.3)
where ω0Leq = −Xin is assumed and rnqs,eff  Req. The output noise current originating form
Req is therefore given by
|io,s,eq|2 = |Hns,eq(jω0)|2 |ins,eq|2
=
4kBTReqω
2
T1∆f
ω20α
2
M(Req + Rin)
2(1 + 1/gm2RI)2
. (A.4)
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Figure A.1: Noise equivalent circuit of the input stage
A.1.1 FM1
The main noise sources in a MOSFET are the drain noise current ind and induced-gate noise
current ing, expressed as [1, 2]
|ind|2 = 4kBTγgd0∆f , (A.5)
|ing|2 = 4kBTδ (ωCgs)
2
κgd0
∆f , (A.6)
respectively, where gd0 is the zero-bias drain conductance of a MOSFET; γ, δ, and κ represent
the noise parameters. The induced-gate noise current correlates to the drain noise current, and
the correlation coefficient is given by [1]
c =
ing · i∗nd√
|ing|2
√
|ind|2
. (A.7)
Using this coefficient, we can express the induced-gate noise as [3]
|ing|2 = |ingc|2 + |ingu|2
= |ing|2|c|2 + |ing|2(1− |c|2), (A.8)
where ingc and ingu are the correlated and uncorrelated components, respectively. The output
noise current originating from M1 is therefore expressed as
|io,M1|2 = |io,nd1 + io,ng1|2
= |io,nd1 + io,ngc1|2 + |io,ngu1|2
= |io,nd1|2 + io,ngc1 ·i∗o,nd1 + io,nd1 ·i∗o,ngc1 + |io,ngc1|2 + |io,ngu1|2, (A.9)
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where io,nd1, io,ngc1 and io,ngu1 are the output noise currents due to ind1, ingc1, and ingu1, respec-
tively. From Fig. A.1, the transfer function from ind1 to io,nd1 is given by
Hnd1(jω0) =
(Req + jω0Leq) (1 + αgd1) + jω0Ls +
1
jω0Cgs1
Req + jω0Leq +
(
ωT1Ls + jω0Ls +
1
jω0Cgs1
)
/αM
· 1
αM(1 + 1/gm2RI)
≈ Req(1 + αgd1)
αM(Req + Rin)(1 + 1/gm2RI)
, (A.10)
where rnqs,eff  Req and jω0(Leq + Ls/αM) + 1/jω0αMCgs1  0 under input impedance
matching condition. The transfer function from ing1 to io,ng1 is also given by
Hng1(jω0) = −
gm1
jω0Cgs1
(Rs + jω0Leq + jω0Ls)− αgd1 (Rs + jω0Leq)
Rs + jω0Leq +
(
ωT1Ls + jω0Ls +
1
jω0Cgs1
)
/αM
· 1
αM(1 + 1/gm2RI)
≈ − gm1 (Req + j/ω0Cgs1)
jω0αMCgs1(Req + Rin)(1 + 1/gm2RI)
, (A.11)
where αM  gm1/ω0Cgs1. Using Eqs. (A.5), (A.6), (A.10), and (A.11), we have
|io,nd1|2 = |Hnd1(jω0)|2 |ind1|2
=
4kBTγ1gm1R
2
eq(1 + αgd1)
2∆f
α1α2M(Req + Rin)
2(1 + 1/gm2RI)2
, (A.12)
io,ngc1 ·i∗o,nd1+io,nd1 ·i∗o,ngc1 = Hngc1(jω0)ingc1 ·H∗nd1(jω0)i∗nd1+Hnd1(jω0)ind1 ·H∗ngc1(jω0)i∗ngc1
= −2|c|
√
δ1
κ1γ1
4kBTγ1gm1R
2
eq∆f
αM(Req + Rin)2(1 + 1/gm2RI)2
, (A.13)
|io,ngc1|2 + |io,ngu1|2 = |Hng1(jω0)|2 |ing1|2
=
4kBTα1δ1gm1(R
2
eq + 1/ω
2
0C
2
gs1)∆f
κ1α2M(Req + Rin)
2(1 + 1/gm2RI)2
. (A.14)
Substituting Eqs. (A.12)–(A.14) into Eq. (A.9) gives the output noise current originating from M1
as
|io,M1 |2 =
4kBTReq∆f
α2M(Req + Rin)
2(1 + 1/gm2RI)2
(
γ1χ1
α1
gm1Req +
α1δ1gm1
κ1ω20C
2
gs1Req
)
, (A.15)
where χ1 is given by Eq. (2.40). Dividing Eq. (A.15) by Eq. (A.4), we obtain FM1 (Eq. (2.36)).
A.1.2 FM2
The noise contribution from M2, FM2 , can be derived in the same way as the derivation of FM1 .
The noise equivalent circuit of the common-gate stage, shown in Fig. A.2, gives the transfer
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Figure A.2: Noise equivalent circuit of the common-gate stage
functions from the drain and induced-gate noise currents to the output currents:
Hnd2(jω0) =
1
1 + gm2RI
, (A.16)
Hng2(jω0) =
1
1 + 1/gm2RI
, (A.17)
respectively. Using Eqs. (A.5), (A.6), (A.16), and (A.17), we have
|io,nd2|2 = 4kBTγ2gm2
α2(1 + gm2RI)2
, (A.18)
io,ngc2 · i∗o,nd1 + io,nd2 · i∗o,ngc2 = 0, (A.19)
|io,ngc2|2 + |io,ngu2|2 = 4kBTδ2α2(ω0Cgs2)
2
κ2gm2(1 + 1/gm2RI)2
, (A.20)
where io,nd2, io,ngc2 and io,ngu2 are the output noise currents due to ind2, ingc2, and ingu2, respec-
tively. Using Eqs. (A.18)–(A.20), we obtain
|io,M2|2 = |io,nd2|2 + io,ngc2 ·i∗o,nd2 + io,nd2 ·i∗o,ngc2 + |io,ngc2|2 + |io,ngu2|2
= 4kBT
γ2
α2
χ2
gm2
(1 + 1/gm2RI)2
∆f , (A.21)
where χ2 is given by Eq. (2.41). Dividing Eq. (A.21) by Eq. (A.4) gives FM2 (Eq. (2.37)).
A.1.3 FRI and FRL
The noise currents due to the internal and load LC tanks are given by
|inRI |2 =
4kBT∆f
RI
, (A.22)
|inRL|2 =
4kBT∆f
RL
, (A.23)
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respectively. From Fig. A.2, the output noise currents originating from the internal and load LC
tanks are derived as
|io,RI |2 =
4kBT∆f
RI(1 + 1/gm2RI)2
, (A.24)
|io,RL|2 = |inRL|2 =
4kBT∆f
RL
, (A.25)
respectively. Dividing Eqs. (A.24) and (A.25) by Eq. (A.4) gives FRI (Eq. (2.38)) and FRL
(Eq. 2.39)), respectively.
A.2 Transformer Folded-Cascode LNA
The noise of M1, M2, RI , and RL contribute to the overall LNA noise. The LNA noise factor is
given by
F =
|vo,Rs|2+|vo,M1|2+|vo,M2|2+|vo,RI|2+|vo,RL|2
|vo,Rs|2
,
= 1 + FM1 + FM2 + FLI + FLL , (A.26)
where vo,Rs , vo,M1 , vo,M2 , vo,RI , and vo,RL are the output noise voltages originating from Rs, M1,
M2, RI , and RL, respectively.
The output noise voltage originating from Rs, vo,Rs , can be derived from the noise equivalent
circuit of the input stage, shown in Fig. A.3. The signal source noise current is expressed as
|ins|2 = 4kBT∆f
Rs
, (A.27)
where kB is Boltzmann’s constant, T the absolute temperature, and ∆f the noise bandwidth. The
transfer function from ins to the noise current at node I, iI,Rs, is given by
Hns(jω0) =
gm1Rs
jω0αMCgs1 (Rs+ωTLs/αM)
, (A.28)
where Im[Zin(jω0)]=0 and αM is approximated as Re[αM ] for input impedance matching as
shown in Section 3.1. Using Eq. (A.28), we have
|iI,Rs|2 = |Hns(jω0)|2 |ins|2
=
4kBTRsω
2
T1∆f
ω20|αM |2(Rs + ωTLs/|αM |)2
. (A.29)
The common-gate stage converts iI,Rs to the output voltage:
|vo,Rs|2 = |ZT |2 |iI,Rs|2, (A.30)
where ZT is the transimpedance of the common-gate stage and is given by Eq. (3.14).
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Figure A.3: Noise equivalent circuit of the input stage.
A.2.1 FM1
The noise current of M1 is also converted by the common-gate stage. The noise contribution
from M1 can be expressed as
FM1 =
|vo,M1|2
|vo,Rs|2
=
|ZT |2|iI,M1|2
|ZT |2|iI,Rs|2
=
|iI,M1|2
|iI,Rs|2
, (A.31)
where iI,M1 is the noise current at node I as shown in Fig. A.3.
The main noise sources in a MOSFET are the drain noise current ind and induced-gate noise
current ing, expressed as Eqs. (A.5) and (A.6), respectively. Considering the correlation between
ind and ing, we can express the noise current due to M1 at node I as
|iI,M1 |2 =|iI,nd1 + iI,ng1|2
=|iI,nd1 + iI,ngc1|2 + |iI,ngu1|2
=|iI,nd1|2 + iI,ngc1 ·i∗I,nd1 + iI,nd1 ·i∗I,ngc1 + |iI,ngc1|2 + |iI,ngu1|2, (A.32)
where iI,nd1, iI,ngc1, and iI,ngu1 are the noise currents due to ind1, ingc1, and ingu1 at node I,
respectively. From Fig. A.3, the transfer function from ind1 to iI,nd1 is approximated as
Hnd1(jω0) =
(Rs + jω0Lg) (1 + αgd1) + jω0Ls +
1
jω0Cgs1
Rs + jω0Lg +
(
ωT1Ls + jω0Ls +
1
jω0Cgs1
)
/αM
· 1
αM
≈ Rs (1 + αgd1)
αM (Rs + ωT1Ls/αM)
, (A.33)
where jω0(Lg + Ls/αM) + 1/jω0αMCgs1  0 under input impedance matching condition. The
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transfer function from ing1 to iI,ng1 is also approximated as
Hng1(jω0) = −
gm1
jω0Cgs1
(Rs + jω0Lg + jω0Ls)− αgd1 (Rs + jω0Lg)
Rs + jω0Lg +
(
ωT1Ls + jω0Ls +
1
jω0Cgs1
)
/αM
· 1
αM
≈ −
gm1
(
Rs + j
1
ω0Cgs1
)
jω0αMCgs1 (Rs + ωT1Ls/αM)
, (A.34)
where αM  gm1/ω0Cgs1 and jω0(Lg +Ls/αM) + 1/jω0αMCgs1  0. Using Eqs. (A.5), (A.6),
(A.33), and (A.34), we have
|iI,nd1|2 = |Hnd1(jω0)|2 |ind1|2
=
4kBTγ1gm1R
2
s (1 + αgd1)
2 ∆f
α1|αM |2(Rs + ωT1Ls/|αM |)2 , (A.35)
iI,ngc1 ·i∗I,nd1+iI,nd1 ·i∗I,ngc1 = Hngc1(jω0)ingc1 ·H∗nd1(jω0)i∗nd1 +Hnd1(jω0)ind1 ·H∗ngc1(jω0)i∗ngc1
= −2|c|
√
δ1
κ1γ1
4kBTγ1gm1R
2
s (1 + αgd1)∆f
|αM |2(Rs + ωT1Ls/|αM |)2 , (A.36)
|iI,ngc1|2 + |iI,ngu1|2 = |Hng1(jω0)|2 |ing1|2
=
4kBTα1δ1gm1
(
R2s +
1
ω20C
2
gs1
)
∆f
κ1|αM |2(Rs + ωT1Ls/|αM |)2 . (A.37)
Substituting Eqs. (A.35)–(A.37) into Eq. (A.32) gives the noise current of M1 at node I:
|iI,M1|2 =
4kBTRs∆f
|αM |2(Rs + ωT1Ls/|αM |)2
(
γ1χ1
α1
gm1Rs+
α1δ1gm1
κ1ω20C
2
gs1Rs
)
, (A.38)
where χ1 is given by Eq. (3.22). Substituting Eqs. (A.29) and (A.38) into Eq. (A.31) gives FM1
(Eq. (3.21)).
A.2.2 FM2
In the common-gate topology, the gate-induced noise current of the MOSFET can be ignored
against the drain noise current:
|vo,M2 |2 ≈ |vo,nd2|2, (A.39)
where vo,nd2 is the output voltage originating from the drain noise current of M2, ind2, and is
derived from the noise equivalent circuit of the common-gate stage, shown in Fig. A.4:
|vo,nd2|2 =
∣∣∣∣ Nnd2Y0 + YI
∣∣∣∣
2
|ind2|2
=
∣∣∣∣ Nnd2Y0 + YI
∣∣∣∣
2
· 4kBT γ2
α2
gm2∆f , (A.40)
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Figure A.4: Noise equivalent circuit of the common-gate stage.
Nnd2 = −
(
jωLL + RL − (jωM)
2
jωLI + RI
)
(Y0 + YLICI ) +
jωM
jωLI + RI
(
1− jωM
jωLI + RI
)
≈ −jωn2(1− k2)LI · (Y0 + YLICI ) + nk(1− nk), (A.41)
where RI and RL are ignored for simplicity; Y0 represents the output admittance of the input
stage at node I; YLICI = jωCI + 1/(jωLI + RI), as shown in Section 3.3. Rewriting Eq. (A.30)
in terms of Y0 + YI , we have
|vo,Rs|2 =
∣∣∣∣ NnsY0 + YI
∣∣∣∣
2 ∣∣∣∣Y0 + YIYI
∣∣∣∣
2
|iI,Rs|2, (A.42)
Nns =
jωM
jωLI + RI
+ gm2
(
jωLL + RL − (jωM)
2
jωLI + RI
)
≈ nk + gm2 · jωn2(1− k2)LI , (A.43)
where RI and RL are ignored for simplicity. Dividing Eq. (A.40) by Eq. (A.42) with LI =
1/ω20(1 + k)CL and n = 1, we obtain FM2 (Eq. (3.23)).
A.2.3 FLI and FLL
The noise voltages of the parasitic resistances of LI and LL are given by
|vnRI |2 = 4kBTRI∆f , (A.44)
|vnRL|2 = 4kBTRL∆f , (A.45)
BIBLIOGRAPHY 103
respectively. The output noise voltages due to vnRI and vnRL can be expressed from Fig. A.4:
|vo,RL|2 =
∣∣∣∣ NnRLY0 + YI
∣∣∣∣
2
|vnRL |2, (A.46)
NnRL = gm2
(
1− jωM
jωLI + RI
)
+ Y0 + YLICI
≈ gm2(1− nk) + Y0 + YLICI (A.47)
and
|vo,RI |2 =
∣∣∣∣ NnRIY0 + YI
∣∣∣∣
2
|vnRI |2 (A.48)
NnRI = gm2
(
jωLL + RL
jωLI + RI
− jωM
jωLI + RI
)
− jωM
jωLI + RI
(Y0 + jωCI)
≈ n(n− k)gm2 − nk (Y0 + jωCI) , (A.49)
respectively, where RI and RL are ignored for simplicity. Dividing Eqs. (A.46) and (A.48) by
Eq. (A.42) with LI = 1/ω20(1+k)CL and n = 1, we derive FLI (Eq. (3.24)) and FLL (Eq. (3.25)),
respectively.
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Appendix B
Frequency Responses of YI and 1/YI
B.1 YI
The frequency response of YI of the transformer folded-cascode CMOS LNA is shown in Fig.
B.1(a). At low frequencies (1 	 −ω2(1− k2)LLCL +jωRLCL), Eq. (3.3) can be approximated
as
Re[YI ] ≈ gm2(1− nk), (B.1)
Im[YI ] ≈ ω
(
CI + n
2k2CL
)− 1
ωLI
, (B.2)
which shows that Im[YI] becomes zero around
w0,YI =
1√
LI (CI + n2k2CL)
. (B.3)
At ω1,YI = 1/
√
(1− k2)LLCL, Re[YI] exceeds gm2 and Im[YI] becomes a maximum:
Re[YI ] ≈ gm2 + n
2k2
RL
, (B.4)
Im[YI ] ≈ ω1,YICI −
1
ω1,YILI
+
nkgm2
ω1,YIRLCL
, (B.5)
respectively, where 1 − ω21,YI (1 − k2)LLCL  0. Above ω1,YI , Re[YI] and Im[YI] approach
gradually gm2 and ωCI − 1/ωLI , respectively.
B.2 1/YI
The reverse of YI is expressed as
1
YI
=
sCL +
1
s(1−k2)LL+RL
D
, (B.6)
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Figure B.1: Calculated (a) YI and (b) 1/YI with k as a parameter.
where D is given by Eq. (3.15). Figure B.1(b) shows the calculated frequency response of 1/YI
with k as a parameter. At low frequencies (ω  0), 1/YI is approximated as
Re
[
1
YI
]
≈ RI
1 + RIgm2(1− nk) , (B.7)
Im
[
1
YI
]
≈ 0. (B.8)
Equation (3.15) indicates that Re[1/YI] and Im[1/YI] have peaks around ωp, given by Eq. (3.18).
Above ωp, Re[1/YI] and Im[1/YI] approach gradually 1/gm2 and 1/(ωCI−1/ωLI), respectively.
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